# Memory and Channel Specifications

Controller/ Cat. No.	Maximum User Memory Words	Total I/O Maximum (Any Mix)	Types of Communication Ports	Maximum Number of I/O Racks (Rack Addresses)	Maxim Chassi	num Number s	r of I/O
PLC-5/11	8 K	512 (any mix) or	1 DH+/Remote I/O (Adapter or	4 (0-3)	Total	Ext Local	Remote
(1785-LTTB)		384 in + 384 out (complementary)	Scanner) 1 serial port, configurable for RS-232 and 423 and RS-422A compatible		5	0	4 (must be rack 3)
PLC-5/20 (1785-L20B)	16K	512 (any mix) or	1 DH+ (Fixed)	4 (0-3)	13	0	12
PLC-5/26 (1785-L26B)		512 in + 512 out (complementary)	1 DH+/Remote I/O (Adapter or Scanner)				
(1700 1200)			1 serial port, configurable for RS-232 and 423 and RS-422A compatible				
PLC-5/20E	16K	512 (any mix) or	1 DH+ (Fixed)	4 (0-3)	13	0	12
(1765-LZUE)		512 in + 512 out (complementary)	1 DH+/Remote I/O (Adapter or Scanner)				
			1 serial port, configurable for RS-232 and 423 and RS-422A compatible				
			1 channel Ethernet only				
PLC-5/30 (1785-L30B)	32 K	1024 (any mix) or	2 DH+/Remote I/O (Adapter or Scanner)	8 (0-7)	29	0	28
		1024 in and 1024 out (complementary)	1 serial port, configurable for RS-232 and 423 and RS-422A compatible				
PLC-5/40 (1785-L40B)	48 K <sup>(1)</sup>	2048 (any mix) or	4 DH+/Remote I/O (Adapter or Scanner)	16 (0-17)	61	0	60
PLC-5/46 (1785-L46B)		2048 in + 2048 out (complementary)	1 serial port, configurable for RS-232 and 423 and RS-422A compatible				
PLC-5/40E (1785-L40E)	48 K <sup>1</sup>	2048 (any mix) or	2 DH+/Remote I/O (Adapter or Scanner)	16 (0-17)	61	0	60
		2048 in + 2048 out (complementary)	1 channel Ethernet only				
			1 serial port, configurable for RS-232 and 423 and RS-422A compatible				
PLC-5/40L (1785-L40L)	48 K <sup>1</sup>	2048 (any mix) or	2 DH+/Remote I/O (Adapter or Scanner)	16 (0-17)	61	16	60
		2048 in + 2048 out (complementary)	1 serial port, configurable for RS-232 and 423 and RS-422A compatible				
			1 Extended-Local I/O				

Controller/ Cat. No.	Maximum User Memory Words	Total I/O Maximum (Any Mix)	Types of Communication Ports	Maximum Number of I/O Racks (Rack Addresses)	Maxin Chassi	num Numb is	er of I/O
PLC-5/60 (1785-L60B)	64 K <sup>(2)</sup>	3072 (any mix) or 3072 in + 3072 out (complementary)	4 DH+/Remote I/O (Adapter or Scanner) 1 serial port, configurable for RS-232 and 423 and RS-422A compatible	24 (0-27)	93	0	92
PLC-5/60L (1785-L60L)	64 K <sup>2</sup>	3072 (any mix) or 3072 in + 3072 out (complementary)	2 DH+/Remote I/O (Adapter or Scanner) 1 serial port, configurable for RS-232 and 423 and RS-422A compatible 1 Extended Local I/O	24 (0-27)	81	16	64
PLC-5/80 (1785-L80B) PLC-5/86 (1785-L86B)	100 K <sup>(3)</sup>	3072 (any mix) or 3072 in + 3072 out (complementary)	4 DH+/Remote I/O (Adapter or Scanner) 1 serial port, configurable for RS-232 and 423 and RS-422A compatible	24 (0-27)	93	0	92
PLC-5/80E (1785-L80E)	100 K <sup>3</sup>	3072 (any mix) or 3072 in + 3072 out (complementary)	2 DH+/Remote I/O (Adapter or Scanner) 1 serial port, configurable for RS-232 and 423 and RS-422A compatible 1 channel Ethernet only	24 (0-27)	65	0	64

 $^{\rm 1}$  The PLC-5/40, -5/40E, -5/40L controllers have a limit of 32K words per data table file.

<sup>2</sup> The PLC-5/60 and -5/60L controllers have a limit of 56K words per program file and 32K words per data table file.

<sup>3</sup> The PLC-5/80, -5/80E controllers have 64K words of total data table space with a limit of 56K words per program file and 32K words per data table file.

### **Battery Specifications**

Enhanced and Ethernet PLC-5 programmable controllers use 1770-XYC batteries that contain 0.65 grams of lithium.

			Battery Life	Estimates
In these Controllers	At this Temperature	Power Off 100%	Power Off 50%	Battery Duration Aafter the LED Lights <sup>1</sup>
PLC-5/11B, -5/20B and -5/20E	60°C	256 days	1.4 years	11.5 days
	25°C	2 years	4 years	47 days
PLC-5/30B -5/40B, -5/40E, -5/40L,	60°C	84 days	150 days	5 days
-5/60B, -5/60L, -5/80B and -5/80E	25°C	1 year	1.2 years	30 days

<sup>1</sup> The battery indicator (BATT) warns you when the battery is low. These durations are based on the battery supplying the only power to the controller (power to the chassis is off) once the LED first lights.

### **Memory Backup Devices**

You can add an EEPROM to the PLC-5 controller to provide backup memory for your program in case the controller loses power. These memory cards are available:

Catalog Number	For This Product	Memory Size
1785-ME16	Enhanced PLC-5 controllers	16K words
1785-ME32	Enhanced PLC-5 controllers	32K words
1785-ME64	Enhanced PLC-5 controllers	64K words
1785-ME100	Enhanced PLC-5 controllers	100K words

Use your programming software to save a program currently in the controller to the EEPROM card. If you restore a program from the EEPROM to controller memory and controller memory is bad, the restore changes the date and time in the controller status file to the date and time the EEPROM was saved. If you restore a program from the EEPROM to controller memory and controller memory is valid, the status file retains its current date and time.

### **EEPROM Compatibility**

EEPROM compatibility is related to:

Area	Description
ControlNet PLC-5 controllers	EEPROM memory cannot be loaded to a non-ControlNet PLC-5 controller if the EEPROM was saved on a ControlNet PLC-5 controller.
	EEPROM memory cannot be loaded to a ControlNet PLC-5 controller if the EEPROM was burned on a non-ControlNet PLC-5 controller.
PLC-5 catalog numbers	EEPROM memory can be loaded to a PLC-5 controller if its I/O memory size is greater than or equal to the I/O memory of the PLC-5 controller from which the EEPROM was saved. The I/O memory sizes are:
	PLC-5/11, -5/204 racks PLC-5/308 racks PLC-5/4016 racks PLC-5/60, -5/8024 racks
	EEPROM memory can be loaded to a PLC-5 controller if its user memory is greater than or equal to the user memory used on the PLC-5 controller from which the EEPROM was saved. The available user memory is:
	PLC-5/118,192 words PLC-5/2016,384 words PLC-5/3032,768 words PLC-5/4065,536 words PLC-5/80102,400 words
Firmware release compatibility	EEPROM memory saved on a series D, revision B PLC-5 controller cannot be loaded on a PLC-5 controller with an earlier firmware release.
	EEPROM memory saved on a series E, revision A PLC-5 controller cannot be loaded on a PLC-5 controller with an earlier firmware release.
	EEPROM memory saved on a series E, revision B PLC-5 controller cannot be loaded on a PLC-5 controller with an earlier firmware release.

## Notes

# **Processor Status File**

Processor status data is stored in data file 2.

**IMPORTANT** For more information about any of these topics, see the description in this manual or the documentation for your programming software.

S:0 - S:2

This Word	Stores
S:0	Arithmetic flags
	<ul> <li>bit 0 = carry</li> <li>bit 1 = overflow</li> <li>bit 2 = zero</li> <li>bit 3 = sign</li> </ul>
S:1Processor stat	us and flags
S:1/00	RAM checksum is invalid at power-up
S:1/01	Controller in run mode
S:1/02	Controller in test mode
S:1/03	Controller in program mode
S:1/04	Controller uploading to memory module
S:1/05	Controller in download mode
S:1/06	Controller has test edits enabled
S:1/07	Mode select switch in REMOTE position
S:1/08	Forces enabled
S:1/09	Forces present
S:1/10	Controller controllerr successfully uploaded to memory module
S:1/11	Performing online programming
S:1/12	Not defined
S:1/13	User program checksum calculated
S:1/14	Last scan of ladder or SFC step
S:1/15	Controller running first program scan or the first scan of the next step in an SFC

S:2Switch settin	ng information
S:2/00 through S:2/05	Channel 1A DH+ station number
S:2/06	Channel 1A DH+ baud rate
	057.6 kbps
	1230.4 kbps
S:2/07 S:2/08	Not defined
S:2/09	Last state
	Ooutputs are turned off
	1outputs retain last state
S:2/11 S:2/12	I/O chassis addressing
	<u>bit 12bit 11</u> O0illegal 101/2-slot 011-slot 112-slot
S:2/13 S:2/14	Memory module transfer
5.27 17	bit 14bit 13 O0memory module transfers to controller memory if controller memory is not valid O1memory module does not transfer to controller memory 11memory module transfers to controller memory at powerup
S:2/15	Controllercontroller memory protection
	Oenabled
	1disable

This Word Stores

# S:3-10

This Word	Stores
S:3 to S:6	Active Node table for channel 1A <u>WordBitsDH+ Station #</u> 30-1500-17 40-1520-37 50-1540-57 60-1560-77
S:7	Global status bits: (See also S:27, S:32, S:33, S:34, and S:35)
	<ul><li>S:7/0-7 rack fault bits for racks 0-7</li><li>S:7/8-15 unused</li></ul>
S:8	Last program scan (in ms)
S:9	Maximum program scan (in ms)
S:10Minor fault See also S:17	t (word 1)
S:10/00	Battery is low (replace in 1-2 days)
S:10/01	DH+ active node table has changed
S:10/02	STI delay too short, interrupt program overlap
S:10/03	memory module transferred at power-up
S:10/04	Edits prevent SFC continuing; data table size changed during program mode; reset automatically in run mode
S:10/05	Invalid I/O status file
S:10/06	reserved
S:10/07	No more command blocks exist to execute block-transfers
S:10/08	Not enough memory on the memory module to upload the program from the controller
S:10/09	No MCP is configured to run
S:10/10	MCP not allowed
S:10/11	PII word number not in local rack
S:10/12	PII overlap
S:10/13	no command blocks exist to get PII
S:10/14	Arithmetic overflow
S:10/15	SFC "lingering" action overlap - step was still active when step was reactivated

# S:11

This Word	Stores
S:11major faul	t word
S:11/00	Corrupted program file (codes 10-19). See major fault codes (S:12).
S:11/01	Corrupted address in ladder program (codes 20-29). See major fault codes (S:12).
S:11/02	Programming error (codes 30-49). See major fault codes (S:12).
S:11/03	Controller detected an SFC fault (codes (71-79). See major fault codes (S:12).
S:11/04	Controller detected an error when assembling a ladder program file (code 70); duplicate LBLs found.
S:11/05	Start-up protection fault. The controller sets this major fault bit when powering up in Run mode if the user control bit S:26/1 is set.
S:11/06	Peripheral device fault
S:11/07	User-generated fault; controller jumped to fault routine (codes 0-9). See major fault codes (S:12).
S:11/08	Watchdog faulted
S:11/09	System configured wrong (codes 80-82, 84-88, 200-208). See major fault codes (S:12).
S:11/10	Recoverable hardware error
S:11/11	MCP does not exist or is not a ladder or SFC file
S:11/12	PII file does not exist or is not a ladder file
S:11/13	STI file does not exist or is not a ladder file
S:11/14	Fault routine does not exist or is not a ladder file
S:11/15	Faulted program file does not contain ladder logic

### This word stores the following fault codes:

S:12

This Fault Code	Indicates this Fault	And the Fault Is
00-09	Reserved for user-defined fault codes.	Recoverable:
	You can use user-defined fault codes to identify different types of faults or error conditions in your program by generating your own recoverable fault. To use these fault codes, choose an input condition that decides whether to jump to a fault routine file, then use the JSR instruction as the means to jump to the fault routine file.	The fault routine can instruct the controller to clear the fault and then resume scanning the program.
	To use the JSR instruction, enter the fault code number 0-9 (an immediate value) as the first input parameter of the instruction. Any other input parameters are ignored (even if you have an SBR instruction at the beginning of your fault routine file. You cannot pass parameters to the fault routine file using JSR/SBR instructions).	
	You do not have to use the user-defined fault codes to generate your own fault. If you program a JSR with no input parameters, the controller will write a zero to the Fault Code field. The purpose of using the user-defined fault codes is to allow you to distinguish among <b>different</b> types of faults or error codes based on the 0-9 fault code numbers.	A fault routine executes when any of these faults occur.
	When the input condition is true, the controller copies the fault code number entered as the first input parameter of the JSR instruction into word 12 of the processor status file (S:12), which is the Fault Code field. The controller sets a Major Fault S:11/7 "User-Generated Fault." The controller then faults unless you clear the Major Fault word (S:11) or the specific fault bit via ladder logic in the fault routine.	
10	Run-time data table check failed	Recoverable:
11	Bad user program checksum	-
12	Bad integer operand type, restore new controller memory file	The fault routine can instruct the
13	Bad mixed mode operation type, restore new controller memory file	controller to clear the fault and
14	Not enough operands for instruction, restore new controller memory file	then resume scanning the program.
15	Too many operands for instructions, restore new controller memory file	- P <b>G</b>
16	Corrupted instruction, probably due to restoring an incompatible controller memory file (bad opcode)	-
17	Can't find expression end; restore new controller memory file	-
18	Missing end of edit zone; restore new controller memory file	
19	Download aborted	any of these faults occur.
20	You entered too large an element number in an indirect address	
21	You entered a negative element number in an indirect address	-
22	You tried to access a non-existent program file	-
23	You used a negative file number, you used a file number greater than the number of existing files, or you tried to indirectly address files 0, 1, or 2	-
24	You tried to indirectly address a file of the wrong type	Recoverable

This Fault Code	Indicates this Fault	And the Fault Is
30	You tried to jump to one too many nested subroutine files	Non-recoverable
31	You did not enter enough subroutine parameters	The fault routine will be executed
32	You jumped to an invalid (non-ladder) file	but cannot clear major fault bit 2.
33	You entered a CAR routine file that is not 68000 code	_
34	You entered a negative preset or accumulated value in a timer instruction	Recoverable
35	You entered a negative time variable in a PID instruction	_
36	You entered an out-of-range setpoint in a PID instruction	_
37	You addressed an invalid module in a block-transfer, immediate input, or immediate output instruction	_
38	You entered a RET instruction from a non-subroutine file	Non-recoverable
39	FOR instruction with missing NXT	The fault routine will be executed but cannot clear major fault bit 2.
40	The control file is too small for the PID, BTR, BTW, or MSG instruction	Recoverable
41	NXT instruction with missing FOR	Non-recoverable
42	You tried to jump to a non-existent label	The fault routine will be executed
43	File is not an SFC	but cannot clear major fault bit 2.
44	Error using SFR. This error occurs if:	_
	<ul> <li>you tried to reset into a simultaneous path</li> <li>you specified a step reference number that is not found or is not tied to a step (it is a transition)</li> <li>the previous SFR to a different step is not complete</li> </ul>	
45	Invalid channel number entered	Recoverable
46	Length operand of IDI or IDO instruction is greater than the maximum allowed	
47	SFC action overlap. An action was still active when the step became re-activated	Non-recoverable. The fault routine will be executed but cannot clear major fault bit 2.

This Fault Code	Indicates this Fault	And the Fault Is
70	The controller detected duplicate labels	Non-recoverable
71	The controller tried to start an SFC subchart that is already running	-
72	The controller tried to stop an SFC subchart that isn't running	-
73	The controller tried to start more than the allowed number of subcharts	-
74	SFC file error detected	-
75	The SFC has too many active functions	-
76	SFC step loops back to itself.	-
77	The SFC references a step, transition, subchart, or SC file that is missing, empty or too small	-
78	The controller cannot continue to run the SFC after power loss	-
79	You tried to download an SFC to a controller that cannot run SFCs	-
80	You have an I/O configuration error	-
81	You illegally set an I/O chassis backplane switch by setting both switch 4 and 5 on	-
82	Illegal cartridge type for selected operation. This error also occurs if the controller doesn't have a memory module, but the backplane switches are set for a memory module. Make sure the backplane switches are correct (set switch 6 ON and switch 7 OFF if the controller doesn't have a memory module).	
83	User watchdog fault	Recoverable
84	Error in user-configured adapter mode block-transfer	Non-recoverable
85	Memory module bad	-
86	Memory module is incompatible with host	Non-recoverable
87	Scanner rack list overlap	-
88	Scanner channels are overloading the remote I/O buffer; too much data for the controller to process. If you encounter fault code 88, be sure you followed the design guidelines listed on page 4-9. Specifically, make sure you:	
	<ul> <li>group together 1/4-racks and 1/2-racks of each logical rack. Do not intersperse these with other rack numbers</li> <li>if using complementary I/O addressing, treat complementary rack addresses individually when grouping racks; primary rack numbers are separate from complement rack numbers</li> </ul>	

This Fault Code	Indicates this Fault	And the Fault Is
90	Sidecar module extensive memory test failed. Call your Allen-Bradley representative for service	Recoverable
91	Sidecar module undefined message type	
92	Sidecar module requesting undefined pool	
93	Sidecar module illegal maximum pool size	
94	Sidecar module illegal ASCII message	
95	Sidecar module reported fault, which may be the result of a bad sidecar program or of a hardware failure	
96	Sidecar module not physically connected to the PLC-5 controller	_
97	Sidecar module requested a pool size that is too small for PC <sup>3</sup> command (occurs at power-up)	
98	Sidecar module first/last 16 bytes RAM test failed	-
99	Sidecar module-to-controller data transfer faulted	
100	Controller-to-sidecar module transfer failed	
101	Sidecar module end of scan transfer failed	
102	The file number specified for raw data transfer through the sidecar module is an illegal value	
103	The element number specified for raw data transfer through the sidecar module is an illegal value	
104	The size of the transfer requested through the sidecar module is an illegal size	_
105	The offset into the raw transfer segment of the sidecar module is an illegal value	
106	Sidecar module transfer protection violation; for PLC-5/26, -5/46, and -5/86 controllers only	

## S:13-S:24

This Word:	Stores
S:13	Program file where fault occurred
S:14	Rung number where fault occurred
S:15	VME status file
S:16	I/O status File
S:17Minor faul See also S:10.	t (word 2)
S:17/00	BT queue full to remote I/O
S:17/01	Queue full - channel 1A; maximum remote block-transfers used
S:17/02	Queue full - channel 1B; maximum remote block-transfers used
S:17/03	Queue full - channel 2A; maximum remote block-transfers used
S:17/04	Queue full - channel 2B; maximum remote block transfers used
S:17/05	No modem on serial port
S:17/06	<ul> <li>Remote I/O rack in local rack table or</li> <li>Remote I/O rack is greater than the image size. This fault can also be caused by the local rack if the local rack is set for octal density scan and the I/O image tables are smaller than 64 words (8 racks) each.</li> </ul>
S:17/07	Firmware revision for channel pairs 1A/1B or 2A/2B does not match controller firmware revision
S:17/08	ASCII instruction error
S:17/09	Duplicate node address
S:17/10	DF1 master poll list error
S:17/11	Protected controller data table element violation
S:17/12	Protected controller file violation
S:17/13	Using all 32 ControlNet MSGs
S:17/14	Using all 32 ControlNet 1771 READ and/or 1771 WRITE CIOs
S:17/15	Using all 8 ControlNet Flex I/O CIOs
S:18	Controller clock year
S:19	Controller clock month
S:20	Controller clock day
S:21	Controller clock hour
S:22	Controller clock minute
S:23	Controller clock second
S:24	Indexed addressing offset
S:25	Reserved

# S:26-S:35

This Word	Stores	
S:26User contr	rol bits	
S:26/00	Restart/continuous SFC: when reset, controller restarts at first step in SFC. When set, controller continues with active step after power loss or change to RUN	
S:26/01	Start-up protection after power loss: when reset, no protection. When set, controller sets major fault bit S:11/5 when powering up in run mode.	
S:26/02	Define the address of the local rack: when reset, local rack address is 0. When set, local rack address is 1.	
S:26/03	Set complementary I/O (series A only): when reset, complementary I/O is not enabled. When set, complementary I/O is enabled.	
S:26/04	Local block-transfer compatibility bit: when reset, normal operation. When set, eliminates frequent checksum errors to certain BT modules.	
S:26/05	PLC-3 scanner compatibility bit: when set (1), adapter channel response delayed by 1 ms; when reset (0) operate in normal response time.	
S:26/06	Data table-modification inhibit bit. When set (1), user cannot edit the data table or modify forces while the controller keyswitch is in the RUN position. You control this bit with your programming software	
S:26/07 through S:26/15	Reserved	
S:27	Rack control bits: (See also S:7, S:32, S:33, S:34, and S:35)	
	<ul> <li>S:27/0-7 I/O rack inhibit bits for racks 0-7</li> <li>S:27/8-15 I/O rack reset bits for racks 0-7</li> </ul>	
S:28	Program watchdog setpoint	
S:29	Fault routine file	
S:30	STI setpoint	
S:31	STI file number	
S:32	Global status bits: (See also S:7, S:27, S:33, S:34, and S:35)	
	<ul> <li>S:32/0-7 rack fault bits for racks 10-17 (octal)</li> <li>S:32/8-15 unused</li> </ul>	
S:33	Rack control bits: (See also S:7, S:27, S:32, S:34, and S:35)	
	<ul> <li>S:33/0-7 I/O rack inhibit bits for racks 10-17</li> <li>S:33/8-15 I/O rack reset bits for racks 10-17</li> </ul>	
S:34	Global status bits: (See also S:7, S:27, S:32, S:33, and S:35)	
	<ul> <li>S:34/0-7 rack fault bits for racks 20-27 (octal)</li> <li>S:34/8-15 unused</li> </ul>	
S:35	Rack control bits: (See also S:7, S:27, S:32, S:33, and S:34)	
	<ul> <li>S:35/0-7 I/O rack inhibit bits for racks 20-27</li> <li>S:35/8-15 I/O rack reset bits for racks 20-27</li> </ul>	

### IMPORTANT

Setting inhibit bits in the processor status file (S:27, S:33, or S:35) does not update inhibit bits in the I/O status file.

### S:36-S:78

This Word	Stores
S:36 - S:45	Reserved
S:46	PII program file number
S:47	PII module group
S:48	PII bit mask
S:49	PII compare value
S:50	PII down count
S:51	PII changed bit
S:52	PII events since last interrupt
S:53	STI scan time (in ms)
S:54	STI maximum scan time (in ms)
S:55	PII last scan time (in ms)
S:56	PII maximum scan time (in ms)
S:57	User program checksum
S:58	Reserved
S:59	Extended-local I/O channel discrete transfer scan (in ms)
S:60	Extended-local I/O channel discrete maximum scan (in ms)
S:61	Extended-local I/O channel block-transfer scan (in ms)
S:62	Extended-I/O channel maximum block-transfer scan (in ms)
S:63	Protected controller data table protection file number
S:64	The number of remote block-transfer command blocks being used by channel pair 1A/1B.
S:65	The number of remote block-transfer command blocks being used by channel pair 2A/2B.
S:66	Reserved.

This Word	Stores
S:68	Installed memory card type: 0 - No memory card installed 1 - 1785-ME16 2 - 1785-ME32 3 - 1785-ME64 4 - 1785-ME100 5 - 1785-CHBM 6 - 1785-RC 7-15 - Reserved
	<ul> <li>When the 1785-RC module is installed, the eight least-significant bits indicate the memory card's status:</li> <li>Bit 3 is set when the memory card is installed</li> <li>Bit 2 is set when contact is detected closed</li> <li>Bit 1 is set when the relay is driven open</li> <li>Bit 0 is set when 120V ac is present on the memory card</li> </ul>
	When any other memory card is installed, the bits are undefined.
S:77	Communication time slice for communication housekeeping functions (in ms)
S:78	MCP I/O update disable bits Bit 0 for MCP A Bit 1 for MCP B etc

S:79-S:127

This Word	Stores
S:79	MCP inhibit bits
	Bit 0 for MCP A Bit 1 for MCP B etc.
S:80-S:127	MCP file number MCP scan time (in ms) MCP max scan time (in ms)
	The above sequence applies to each MCP; therefore, each MCP has 3 status words.
	For example,word 80: file number for MCP A word 81: scan time for MCP A word 82: maximum scan time for MCP A word 83: file number for MCP B word 84: scan time for MCP B etc.

# **Maximizing System Performance**

### **Using This Chapter**

For Information About	Go to Page
Program scan	C-1
Calculating throughput	C-5
Input and output modules delay	C-6
I/O backplane transfer	C-6
Remote I/O scan time	C-6
Controller time	C-11
Example calculation	C-12
Performance effects of online operations	C-12
Inserting ladder rungs at the 56K-word limit	C-13
Using program control instructions	C-14

For information about the time that it takes the controller to execute a specific instruction, see Appendix D.

### **Program Scan**

Since the program scan is comprised of the logic scan and housekeeping, any event that impacts the time of one segment affects the program scan.

You can monitor the scan time by using the controller status screen in your programming software.

If no change in input status occurs and the controller continues to execute the same ladder logic instructions, the program scan cycle is consistent. In real systems, however, the program scan cycle fluctuates due to the following factors:

- false logic executes faster than true logic
- different instructions execute at different rates
- different input states cause different sections of logic to be executed
- interrupt programs affect program scan times
- · editing programs while online affects housekeeping times

### Effects of False Logic versus True Logic on Logic Scan Time

The rung below—which changes states from one program scan to the next—will change your scan time by about 400  $\mu$ s.

I:000	LN NATURAL LOG		
	Source	N7:0	
		5	
	Dest	F8:20	
		1.609438	

If I:000/00 is	Then the Rung is
On	True, and the controller calculates the natural log. A natural log instruction takes 409 $\mu s$ to execute.
Off	False, and the controller scans the rung but does not execute it. It takes only 1.4 $\mu s$ to only scan the rung.

Other instructions may have a greater or lesser effect.

### Effects of Different Input States on Logic Scan Time

You can write your logic so that it executes different rungs at different times, based on input conditions. The amount of logic executed in logic scans causes differences in program scan times. For example, the simple differences in rung execution in the following example cause the program scan to vary.



If I:000/02 is	Rungs 2 and 3 are

On	Skipped	
Off	Executed	

If you use subroutines, program scan times can vary by the scan time of entire logic files.

#### Effects of Different Instructions on Logic Scan Time

Some instructions have a much greater effect on logic scan time than others based on the time that it takes to execute each instruction.

Program scan time is also affected by the construction of your ladder rungs. The size of the rung and the number of branches can cause the scan time to fluctuate greatly.

#### Effects of Using Interrupts on Logic Scan Time

Program scan time is also affected by interrupt programs. An interrupt is a special situation that causes a separate program to run independently from the normal program scan. You define the special event and the type of interrupt that is to occur. For more information on interrupt programs, see chapters 18 and 19.

For example, a selectable timed interrupt (STI) is a program file that you define to execute once every time period. The example shown below has these parameters:

- you configure an STI to execute every 20 ms
- the STI program takes 3 ms to execute
- the logic scan is 21.8 ms
- housekeeping takes 3.2 ms

The first program scan in this example lasts a total of 28 ms. The program scans look like:



Because the first program scan takes 28 ms, the STI actually occurs 12 ms into the second program scan (28 + 12 = 40), which is the time for the second STI to occur). This example points out that when the STI time period is different than the program scan time, the STI occurs in different places in the program scan. Also note that, due to fluctuations in program-scan times, multiple STIs may be executed during one scan and no STIs during other scans.

#### Effects of Housekeeping Time

In PLC-5 controllers, basic housekeeping takes 3.5 ms. If it takes the controller 21.8 ms to execute a ladder program, the overall program scan time is 25.3 ms. Any increase in housekeeping affects your program scan.

The following activities can increase housekeeping time:

- editing while in remote run mode
- putting block-transfer modules in the controller-resident chassis
- using the global status flag files

### Editing While in Remote Run Mode

The online editing times for ladder programs are as follows:

For this Editing Operation	And this Type of Program	The Times are
Accept Rung (after inserting, modifying,	other than the edited file	0.35 ms per 1000 words
or deleting a rung edit)	no labels	3 ms + 0.35 ms per 1000 words
	with labels	3.5 ms + 0.35 ms per 1000 words
Test Edits of the program (impacts one program scan)		0.2 ms to change the status of edits from TEST to UNTEST or UNTEST to TEST
Assemble Edits	no edits pending	0.35 ms per 1000 words
	edits pending, no labels	2.0 ms + 1.5 ms per 1000 words
	edits pending, with labels	2.0 ms + 1.9 ms per 1000 words

IMPORTANT

Editing programs online also delays the execution of PIIs and STIs.

#### Putting Block-Transfer Modules in Controller-Resident Chassis

Because controller-resident racks cannot be updated until after active block-transfers are completed, putting block-transfer modules in the controller-resident chassis can affect housekeeping by a worst-case time of approximately 100  $\mu$ s per one word of block-transfer data. Note that this estimate is based on a worst-case scenario. Typically, the effect, if any, on housekeeping will be minimal.

### **Using Global Status Flag Files**

The global status flag files are updated during housekeeping. This increases housekeeping time as follows:

- each global status flag file on a channel (for example, channel 1A or 1B) adds 3ms
- housekeeping time does not increase more than 6ms, even if there are more than two global status flag files

If you need two global status flag files, split them across two channels.

### **Calculating Throughput**

Throughput is the time that it takes for an output to be energized after its associated input has been energized. You need to consider the following components when evaluating throughput:

- input and output module delay
- I/O backplane transfer
- remote I/O scan time
- controller time

To calculate throughput, use the following equation:

Input Card Delay	+	I/O Backplane	+	Worst-Case Remote I/O Scan Time	+	Worst-Case Processor Time	+	Worst-Case Remote I/O Scan Time	+	I/O Backplane	+	Output Card Delay
-				Scall fille		Time		Scall lille				-

Input and Output Modules Delay	All input and output modules have a "delay time," which is the time that it takes the module to transfer information to/from the I/O backplane through the I/O module to/from the field device.				
	Depending on the type of modules you are using, these delay times vary; but, the times must be taken into account when calculating system throughput. Choose modules that perform the function that you need with the lowest possible delay times.				
I/O Backplane Transfer	The I/O backplane transfer time is the time it takes for the 1771-ASB adapter module to exchange data with the I/O modules in the same chassis, generally $1-2$ ms for a full I/O rack.				
	This time is fairly insignificant compared to total system throughput, but can be optimized in situations where empty slots or modules that use only backplane power in the chassis exist. For example, if the last four slots of a rack contain a 1785-KA module and power supply (with two empty slots), the 1771-ASB can be configured to ignore those last four slots.				
	For more information about configuring adapter modules, see the 1771 Remote I/O Adapter Module User Manual, publication 1771-UM001.				

### Remote I/O Scan Time

The remote I/O scan time is the time it takes for the scanner to communicate with each device in the remote I/O system.



These three factors affect the remote I/O scan time:

- communication rate
- number of rack entries
- block-transfers

#### **Communication Rate**

The communication rate determines the time it takes for the scanner to communicate with each individual entry in its scan list. The following table lists the amount of time required to communicate to a device at each communication rate.

Communication Rate (kbps):	Time (ms):	Note that these are full rack times.
57.6	10	Smaller racks will decrease this time.
115.2	7	
230.4	3	

If four full-rack entries are in the scan list, the I/O scan for that channel at 57.6 kbps is  $4 \times 10 = 40$  ms. If you change the communication rate to 230.4 kbps, the I/O scan decreases to  $4 \times 3 = 12$  ms.

### **Number of Rack Entries**

You determine the total remote I/O scan time in the remote I/O system by this formula:

```
total remote I/O scan time = # of rack entries X time per rack-entries
in the scan list(see on page 7)
```

If one channel has twice as many racks as another, for example, the scan time for the first channel is twice as long.

To optimize this scan time, divide your I/O racks between multiple channels. Place your most time-critical I/O on one channel, and non- time-critical I/O on the other channel. Since all I/O channels are independent, a long remote I/O scan on one channel will not affect the remote I/O scan on another channel.

### **Block-Transfers**

A block-transfer is an interruption of the normal remote I/O scan in order to transfer a block of data to a specific I/O module. Most of the time that the controller spends in performing the block-transfer is for the handshaking that occurs between the controller and the block-transfer module. This handshaking is embedded in the discrete I/O transfer and has no effect on the remote I/O scan. The remote I/O scan is affected when the actual data transfer occurs.

The amount of time that the block-transfer interrupts the remote I/O scan depends on the number of words being transferred, the communication rate, and associated overhead:

Use this formula and the table below to calculate block-transfer time:

block-transfer time = (number of words being transferred ms/word based
on the communication rate) + overhead for the communication rate

Communication Rate (kbps)	ms/Word	Overhead (ms)			
57.6	.28	3			
115.2	.14	2.5			
230.4	.07	2			

For example, if the communication rate is 115.2 kbps and you want to block-transfer 10 words, the interruption of the remote I/O scan is:

(10 x . 14) + 2.5 = 1.4 + 2.5 = 3.9 ms

For the particular remote I/O scan in which the block-transfer takes place, 3.9 ms will be added to the remote I/O scan time.

**IMPORTANT** If you select the baud rate as 230.4 kbps, and you are using the serial port or a PLC-5 coprocessor, use channel 2 for better overall system performance.

#### Calculating Worst-Case Remote I/O Scan Time

Since it is impossible to predict within which remote I/O scan a block-transfer will occur, you only can calculate the worst-case remote I/O scan time. To calculate the worst case time:

- **1.** Determine the normal I/O time (without block-transfers)
- **2.** Add the time of the longest block-transfer to each entry in the scan list. (The controller can only perform one block-transfer per entry in the scan list per I/O scan.)

For example, if your system is:



#### **Optimizing Remote I/O Scan Time**

The best way to optimize your scan time is to place your most time-critical I/O on a separate channel from non-critical I/O. If you have only one channel available for I/O, however, you can still optimize the scanning by using the controller's configurable scan list.

In a normal 4-rack system, the scan list would be:

- rack 1
- rack 2
- rack 3
- rack 4

If you are using 57.6 kbps, the normal I/O scan is 4 racks x 10 ms = 40 ms. Each entry is of equal priority, so each rack is scanned every 40 ms.

However, if rack 2 has the most time-critical I/O, use the configurable scan list to specify:

rack 1 rack 2

- rack 3
- rack 2
- rack 4
- rack 2

Using this scan list, rack 2 is scanned every other rack. The list has 6 entries, so the normal I/O scan time is  $6 \times 10 \text{ ms} = 60 \text{ ms}$ . Since rack 2 is scanned every other rack, however, the rack 2 **effective** scan time is  $2 \times 10 \text{ ms} = 20 \text{ ms}$ . The remaining racks are scanned every 60 ms. Thus, the tradeoff for the more frequent scanning of rack 2 (every 20 ms) means that the other racks are scanned only every 60 ms.

You can also optimize block-transfers within the channel. You block-transfer to only one block-transfer module per entry in the scan list per I/O scan. If you have three block-transfer modules in one I/O rack, it takes a minimum of three I/O scans to complete the block-transfers to all of the modules:

#### System Optimized for Discrete-Data Transfer

With this arrangement, only one block-transfer can occur to each BT module for every 3 discrete I/O scans. PLC iat response in the state of the scans arrangement, only one block-transfer block-transfer is a discrete scans and the scans are a state of the scans are a s

If you place the three block-transfer modules in different racks, however, you can block-transfer to all three modules in one I/O scan.

To optimize your system layout for block-data transfers, use an arrangement similar to the following:

#### System Optimized for Block-Data Transfer

With this arrangement, a block-transfer to each BT module can occur in a single discrete I/O scan.



### **Controller Time**

The controller time is the time needed to process the inputs and set the corresponding outputs. This controller time varies for different controllers and is based on input buffering, program scan, etc.

In a PLC-5 system, inputs are buffered between the I/O image table and the remote I/O buffer. The movement of inputs from the remote I/O buffer to the input buffer is asynchronous to the movement of data from the input buffer to the input image table.



#### The worst-case controller time is:

Variable	Value
periodic input buffer update from remote I/O buffer	10 ms
one program scan to guarantee inputs received	xx ms
one program scan to guarantee outputs received	xx ms
0.18 ms times number of racks	xx ms
total	

For a 3-rack system with a 20 ms program scan, the worst-case controller time is: 10 + 20 + 20 + (0.18 \* 3) = 50.54 ms.

### **Example Calculation**

Based on the results of each throughput component calculation presented within the chapter, an example of a worst-case update time calculation is:

Variable	Value
input card delay	10 ms typical
I/O backplane	1 ms
worst-case remote I/O scan time	30 ms
worst-case controller time	50.54 ms
worst-case remote I/O scan time	30 ms
I/O backplane	1 ms
output card delay	1 ms typical
total	123.54 ms

### Performance Effects of Online Operations

The performance of the PLC-5 controller is affected when you perform online operations via a DH+ link to your program files while in Run mode. Affected activities are:

- DH+ messages
- serial port messages
- channel 3A messages
- remote block-transfers

The amount of time that the messaging and block-transfers can be delayed is **proportional to the size (K words) of the ladder file**. The following table lists the performance effects (when using any of the 6200 Series PLC-5 Programming Software releases that support the controller you are using).

Effected Data	Online Operations via any DH+ Channel:					
Iransfers	Perform a Page Up/Page Down at the End of a Program File	Insert/Delete Ladder Rungs				
Remote block-transfers	20 ms/K words	50 ms/Kwords				
DH+ messages	20 ms/K words	50 ms/Kwords				
Serial port messages	200 ms/K words	50 ms/Kwords				
Channel 3A messages	no impact	50 ms/Kwords				

You should re-design your programs to avoid possible communication pauses if you currently:

- use large ladder logic program files
- have time critical remote block-transfers and/or serial, DH+, and channel 3A messages
- must edit the program online during run mode

For best controller performance, segment your program files by using modular programming design practices, such as main control programs (MCPs), sequential function charts (SFCs), and the jump to subroutine (JSR) instruction.

Performing run-time or program-mode editing of ladder files that approach the maximum program file size of 57,344 words could:

- prevent the rung from being inserted
- cause suspension of the operation by 6200 Series PLC-5 Programming Software (release 4.3 and later)

To avoid or correct this problem, segment your program file using modular programming, such as main control programs (MCPs), sequential function charts (SFCs), and the jump to subroutine (JSR) instruction.

If you cannot segment your program file, save the file often while editing it.

If you encounter the error Memory Unavailable for Attempted Operation, then clear controller memory.

### Effect of Inserting Ladder Rungs at the 56K-word Limit

This consideration applies to PLC-5/60, -5/60L, -5/80, and -5/80E controllers when you are editing a program file that approaches the maximum file limit of 57,344 words.

### Using Program Control Instructions

Scan time can increase based on how you use JMP/LBL instructions and FOR/NXT instructions.

### **Using JMP/LBL Instructions**

Keep in mind these issues when programming JMP/LBL instructions:

Instruction	Consideration					
JMP	The execution time required for a JMP instruction depends on the program file that contains the JMP instruction.					
	The estimated execution time for a JMP instruction is:					
	8.9 + ( <i>file_number – 2</i> ) * 0.96					
	The greater the program file number, the longer it takes to complete a scan of the JMP instruction.					
LBL	Each LBL instruction uses 2 words of memory in the program file plus additional memory, depending on the label number itself. Each label number is placed in a label table. Each entry in the label table uses 2 words of memory, starting from label 0. For example, LBL 10 uses 22 (2 words * 11th entry) words of memory in the label table.					
	If you later delete LBL 10, the label table does not deallocate previously used space. The only way to recover this space is to upload and then re-download the program.					

### **Using FOR/NXT Instructions**

The FOR/NXT instructions have the same impact on execution time as the JMP instruction. The execution for a FOR/NXT loop depends on the program file that contains the instructions.

The estimated execution time for a FOR/NXT loop is: 8.1 + (number\_of\_loops \* 15.9) + (file\_number – 2) \* 0.96

The greater the program file number, the longer it takes to complete the FOR/NXT loops.

# **Instruction Set Quick Reference**

# **Using This Chapter**

If You Want to Read About	Go to Page
Relay instructions	D-2
Timer instructions	D-3
Counter instructions	D-4
Compare instructions	D-5
Compute instructions	D-7
Logical instructions	D-14
Conversion instructions	D-15
Bit modify and move instructions	D-16
File instructions	D-17
Diagnostic instructions	D-19
Shift register instructions	D-20
Sequencer instructions	D-21
Program control instructions	D-22
Process control and message instructions	D-25
Block Transfer instructions	D-25
ASCII instructions	D-27
Timing and memory requirements for bit and word instructions	D-30
Timing and memory requirements for file program control, and ASCII instructions	D-38

IMPORTANT

For a more detailed description of each of these instructions, see the PLC-5 Programming Software Instruction Set Reference, publication 1785-6.1.

# **Relay Instructions**

Instruction		Description
l:012 —] [ 07	Examine On XIC	Examine data table bit I:012/07, which corresponds to terminal 7 of an input module in I/O rack 1, I/O group 2. If this data table bit is set (1), the instruction is true.
l:012 ──┤∕[── 07	Examine Off XIO	Examine data table bit 1:012/07, which corresponds to terminal 7 of an input module in I/O rack 1, I/O group 2. If this data table bit is reset (0), the instruction is true.
0:013 —( )— 01	Output Energize OTE	If the input conditions preceding this output instruction on the same rung go true, set (1) bit 0:013/01, which corresponds to terminal 1 of an output module in I/O rack 1, I/O group 3.
0:013 ( L ) 01	Output Latch OTL	If the input conditions preceding this output instruction on the same rung go true, set (1) bit 0:013/01, which corresponds to terminal 1 of an output module in I/O rack 1, I/O group 3. This data table bit remains set even if the rung condition goes false.
0:013 (U) 01	Output Unlatch OTU	If the input conditions preceding this output instruction on the same rung go true, reset (0) bit 0:013/01, which corresponds to terminal 1 of an output module in I/O rack 1, I/O group 3. This is necessary to reset a bit that has been latched on.
01 —_(IIN )	Immediate Input IIN	This instruction updates a word of input-image bits before the next normal input-image update. Address this instruction by rack and group (RRG). For a local chassis, program scan is interrupted while the inputs of the addressed I/O group are scanned; for a remote chassis, program scan is interrupted only to update the input image with the latest states as found in the remote I/O buffer.
01 (IOT)	Immediate Output IOT	This instruction updates a word of output-image bits before the next normal output-image update. Address this instruction by rack and group (RRG). For a local chassis, program scan is interrupted while the outputs of the addressed I/O group are updated; for a remote chassis, program scan is interrupted only to update the remote I/O buffer with the latest states as found in the output image.

### **Timer Instructions**

Instruction		Description					
TON TIMER ON DELAY Timer T4:1 Time Base 1.0 Preset 15	Timer On Delay TON Status Bits: EN - Enable TT - Timer Timing DN - Done	If the input conditions go true, timer T4:1 starts incrementing in 1-second intervals. When the accumulated value is greater than or equal to the preset value (15), the timer stops and sets the timer done bit.					
Accum 0		Dung	EN	TT	DN	ACC	TON
		Rung Condition	15	14	13	Value	Status
		False	0	0	0	0	Reset
		True	1	1	0	increase	Timing
		True	1	0	1	>= preset	Done
		See page F-8 f this instructior	or a de 1.	escripti	on of pr	escan operation	for
TOF TIMER OFF DELAY Timer T4:1 Time Base .01	Timer Off Delay TOF	If the input conditions are false, timer T4:1 starts incrementing in 10 1-ms intervals as long as the rung remain false. When the accumulated value is greater than or equal t the preset value (180), the timer stops and resets the timer					ng remains or equal to the timer
Preset 180 Accum 0	EN - Enable	Dung	EN	TT	DN	ACC	TOF
	TT - Timer Timing	Condition	15	14	13	Value	Status
	211 2010	True	1	0	1	0	Reset
		False	0	1	1	increase	Timing
		False	0	0	0	>= preset	Done
		See page F-8 this instruction	3 for a on.	descrip	tion of <sub>l</sub>	orescan operatio	n for

Instruction		Description					
RTO RETENTIVE TIMER ON Timer T4:10 Time Base 1.0 Preset 10 Accum 0	Retentive Timer On RTO Status Bits: EN - Enable	If the input co 1-second inte rung goes fals timer continu- equal to the p bit. Rung Condition	nditior rvals a se, the es. Wh reset ( EN	ns go tr s long timer nen the (10), th TT	Tue, tim as the stops. I accum e timer DN 13	er T4:10 starts inc rung remains true f the rung goes tru ulated value is gre stops and sets th ACC Value	rementing i . When the ue again, th eater than c e timer don RTO Status
	DN - Done	False	0	0	0	0	Disabled
		True	1	1	0	increase	Timing
		False	0	0	0	maintains	Disabled
		True	1	0	1	>= preset	Done
T4:1	Timer Reset RES	If the input cor instruction rese blocks. This is	ditions ets tim necess	s go tru ers an sary to	ue, time d count reset th	er T4:1 is reset. Th ers, as well as cou ne RTO accumulat	is ntrol ed value.

### **Counter Instructions**

Instruction			Description						
CTU COUNT UP Counter Preset Accum	C5:1 10 0	Count Up CTU	If the input conditions go true, counter C5:1 starts counting, incrementing by 1 every time the rung goes from false-to-true. When the accumulated value is greater than or equal to the preset value (10), the counter sets the counter						
		Status Bits: CU-Count Up CD-Count Down	Rung Condition	CU 15	DN 13	0V 12	ACC Value	CTU Status	
			False	0	0	0	0	Disabled	
		DN-Count Up done OV-Overflow	Toggle True	1 0 0 incr by 1	incr by 1	Counting			
		UN-Underflow	True	1	1	0	>= preset	Disabled Counting Done	
			True	1	1	1	>32767	Overflow	
			See page F-8 for a description of prescan operation for this instruction.						

Instruction			Description					
CTD COUNT DOWN Counter Preset	N C5:1 10 35	Count DownIf tCTDcofalproStatus Bits:RurCU-Count UpCorCD-Count DownFalsDN-Count Down doneFalsOV-OverflowTogUN-UnderflowTog	If the input conditions go true, counter C5:1 starts counting, decrementing by 1 every time the rung goes from false-to-true. When the accumulated value is less than the preset value (10), the counter resets the counter done bit.					
Accum			Rung Condition	CD 14	DN 13	UN 11	ACC Value	CTD Status
			False	0	0	0	0	Disabled
			False	0	1	0	>= preset	Preload
			Toggle True	1	1	0	dec by 1	Counting
			True	1	0	0	< preset	Done
			True	1	0	1	< -32768	Underflow
			See page F-8 for a description of prescan operation for this instruction.					

# **Compare Instructions**

Instruction		Description								
LIM LIMIT TEST (CIRC)	Limit Test LIM	If the Test value (N7:15) is >= the Low Limit (N7:10) and <= the High Limit (N7:20), this instruction is true.								
Low limit N7:10		Low Limit	Test	High Limit	LIM					
Test N7:15		0	0	10	Т					
4 High limit N7:20		-5	5	10	Т					
22		5	11	10	F					
		10	0	0	Т					
		10	5	-5	F					
		10	11	5	Т					
MEQ	Mask Compare Equal	The controller takes the value in the Source (D9:5) and passes								
MASKED EQUAL	MEQ	the result to the Compare value (D9:10). If the result and								
Source D9:5		comparison values are equal, the instruction is true.								
Mask D9:6		Source	Mask	Compare	MEQ					
Compare D9:10		0008	0008	0009	Т					
0000		0008	0001	0001	F					
		0087	000F	0007	Т					
		0087	00F0	0007	F					
Instruction				Description	I					
----------------------------------------------	------------	--------------------	-------------	--------------------------------------------------------------------------------------	----------------------------------------------------	----------------------------------------------	------------------------------------------------	---------------------------------------------------	-----------------------------------------------------	-----------------------------------
CMP COMPARE Expression N7:5 = N7:10		Compare CMP		If the express instruction ca (<), less than equal (>=), no characters).	sion is tro an perfor or equal ot equal (	ue, this m these (<=), gr (<>), and	input ins operatio eater tha I comple	truction ons: equa an (>), gre x express	is true. T al (=), les eater tha sions (up	he CMP s than n or to 80
xxx			Source A	Source B	EQU	GEQ	GRT	LEQ	LES	NEQ
	N7·5		10	10	Т	Т	F	T	F	F
Source A	3		5	6	F	F	F	Т	Т	Т
Source B	N7:10 1		21	20	F	Т	Т	F	F	Т
			-30	-31	F	Т	Т	F	F	Т
			-15	-14	F	F	F	Т	Т	Т
		Equal to EQU		If the value i (N7:10), this	n Source instructio	A (N7:5 on is tru	) is = to e.	the value	e in Sour	ce B
		Greater tha GEQ	an or Equal	If the value i (N7:10), this	n Source instructio	A (N7:5 on is tru	) is > or : e.	= the val	ue in Soi	urce B
		Greater tha GRT	an	If the value i (N7:10), this	n Source instructio	A (N7:5 on is tru	) is > th∈ e.	e value in	Source	В
		Less than o LEQ	or Equal	If the value i (N7:10), this	n Source instructio	A (N7:5 on is tru	) is < or : e.	= the val	ue in Sou	urce B
		Less than LES		If the value i (N7:10), this	n Source instructio	A (N7:5 on is tru	) is < th∈ e.	e value in	Source	В
		Not Equal NEQ		If the value i Source B (N7	n Source ':10), this	A (N7:5 instruc	) is not e tion is tr	equal to t ue.	he value	in

## **Compute Instructions**

nstruction		Descriptio	n
CPT COMPUTE Dest N7:3 3 Expression N7:4 - (N7:6 * N7:10)	Compute CPT	If the input (N7:6 * N7 The CPT ins subtract (-) convert to I logical or (( clear (0), ar degrees (D (COS), tang inverse tan characters)	conditions go true, evaluate the Expression N7:4 :10) and store the result in the Destination (N7:3). struction can perform these operations: add (+), , multiply (*), divide ( ), convert from BCD (FRD), BCD (TOD), square root (SQR), logical and (AND), DR), logical not (NOT), exclusive or (XOR), negate ( nd move, X to the power of Y (**), radians (RAD), EG), log (LOG), natural log (LN), sine (SIN), cosine gent (TAN), inverse sine (ASN), inverse cosine (ACS gent (ATN), and complex expressions (up to 80
ACS	Arc cosine ACS	If input con in F8:19 an	ditions go true, take the arc cosine of the value d store the result in F8:20.
Source F8:19 0.7853982		Status Bit	Description
Dest F8:20 0.6674572		С	always resets
		V	sets if overflow is generated; otherwise resets
		Z	sets if the result is zero; otherwise resets
		S	always resets
- ADD ADD Source A N7:3	Addition ADD	When the Source A the result	e input conditions are true, add the value in (N7:3) to the value in Source B (N7:4) and store t in the Destination (N7:12).
Source B N7:4 1		Status Bit	Description
Dest N7:12 4		C	sets if carry is generated; otherwise resets
		V	sets if overflow is generated; otherwise resets
		Z	sets if the result is zero; otherwise resets
		S	sets if the result is negative; otherwise resets

Instruction		Descrip	otion	
ASN ARCSINE	Arc sine ASN	When ii value in	nput conditions go true, take the arc sine of the IF8:17 and store the result in F8:18.	
Source F8:17 0.7853982 Dest F8:18		Status Bit	Description	
0.9033391		С	always resets	
		V	sets if overflow is generated; otherwise resets	
		Z	sets if the result is zero; otherwise resets	
		S	always resets	
ATN ATN ARCTANGENT	Arc tangent ATN	When i value ir	input conditions go true, take the arc tangent of the n F8:21 and store the result in F8:22.	
Source F8:21 0.7853982		Status Bit	Description	
Dest F8:22 0.6657737		С	always resets	
		V	sets if overflow is generated; otherwise resets	
		Z	sets if the result is zero; otherwise resets	
		S	sets if the result is negative; otherwise resets	
AVE AVE AVERAGE FILE	Average AVE	When t average	he input conditions go from false-to-true, take the e of the file #N7:1 and store the result in N7:0.	
File#N7:1DestN7:0	Status Bits: EN - Enable	Status Bit	Description	
ControlR6:0Length4Position0	DN - Done bit ER - Error Bit	С	always resets	
		V	sets if overflow is generated; otherwise resets	
	-	Z	sets if the result is zero; otherwise resets	
		S	sets if the result is negative; otherwise resets	

Instruction		Description			
CLR	CLR Clear CLR CLR	When the (set to zer	e input conditions are true, clear decimal file 9, word ro).		
	0000	0000	Status Bit	Description	
			С	always reset	
			٧	always reset	
			Z	always set	
			S	always reset	
COS COSINE	50.40	Cosine COS	When inp in F8:13 a	but conditions go true, take the cosine of the value and store the result in F8:14.	
Dest	F8:13 0.7853982 F8:14		Status Bit	Description	
	0.7071068		С	always resets	

#### Instruction

		Division
DIVIDE		DIV
Source A	N7:3 3	
Source B	N7:4 1	
Dest	N7:12 3	

#### Description

V

Ζ

S

When the input conditions are true, divide the value in Source A (N7:3) by the value in Source B (N7:4) and store the result in the Destination (N7:12).

# Status Bit Description C always resets

sets if overflow is generated; otherwise resets

sets if the result is negative;

otherwise resets

sets if the result is zero; otherwise resets

V	sets if division by zero or overflow; otherwise resets
Z	sets if the result is zero; otherwise resets; undefined if overflow is set
S	sets if the result is negative; otherwise resets; undefined if overflow is set

Instruction		Descript	ion		
LN NATURAL LOG Source N7:0 5	Natural log LN	When input conditions go true, take the natural log of the va in N7:0 and store the result in F8:20.			
		Status Bit	D	escription	
Dest F8:20 1.609438		С	а	lways resets	
		V	s ot	ets if overflow is generated; herwise resets	
		Z	s ot	ets if the result is zero; herwise resets	
		S	s ot	ets if the result is negative; herwise resets	
LOG LOG BASE 10	ſ	When in value in	put N7:2	conditions go true, take the log base 10 of the 2 and store the result in F8:3.	
Source N7:2 5		Statu Bit	IS	Description	
Dest F8:3 0.6989700		С		always resets	
		V		sets if overflow is generated; otherwise resets	
		Z		sets if the result is zero; otherwise resets	
		S		sets if the result is negative; otherwise resets	
MUL MULTIPLY Source A N7:3	Multiply MUL	When th Source / result in	ne in A (N the	put conditions are true, multiply the value in 7:3) by the value in Source B (N7:4) store the Destination (N7:12).	
3 Source B N7:4		Status Bit	De	escription	
Dest N7:12		С	al	ways resets	
3		V	se ot	ts if overflow is generated; herwise resets	
		Z	se ot	ts if the result is zero; herwise resets	
		S	s∈ ot	ts if the result is negative; herwise resets	

Instruction		Descriptio	on
NEG NEGATE Source N7:3 3	Negate NEG	When the the Source (N7:12). T values and	input conditions are true, take the opposite sign of e (N7:3) and store the result in the Destination Fhis instruction turns positive values into negative d negative values into positive values.
Dest N7:12 -3		Status Bit	Description
		С	sets if the operation generates a carry; otherwise resets
		V	sets if overflow is generated; otherwise resets
		Z	sets if the result is zero; otherwise resets
		S	sets if the result is negative; otherwise resets
SIN SINE	Sine SIN	When inp F8:11 and	ut conditions go true, take the sine of the value in store the result in F8:12.
Source F8:11 0.7853982		Status Bit	Description
Dest F8:12 0.7071068		С	always resets
		V	sets if overflow is generated; otherwise resets
		Z	sets if the result is zero; otherwise resets
		S	sets if the result is negative; otherwise resets
SQR SQUARE ROOT Source N7:3	Square Root SQR	When the Source (N	input conditions are true, take the square root of the 7:3) and store the result in the Destination (N7:12).
25 Dest N7:12		Status Bit	Description
5		С	always resets
		V	sets if overflow occurs during floating point to integer conversion; otherwise resets
		Z	sets if the result is zero; otherwise resets
		S	always reset

Instruction		Description	on		
SRT SORT	- SRT Sort SORT SRT		When the input conditions go from false-to-true, the values in N7:1, N7:2, N7:3.and N7:4 are sorted into ascending order.		
File#N7:1ControlR6:0Length4Position0	Status Bits: EN-Enable DN-Done Bit ER-Error Bit				
STD	Standard Deviation STD	When the input conditions go from false-to-true, take the standard deviation of the values in file #N7:1 and store the result in the Destination (N7:0).			
Dest N7:0 Control R6:0 Length 4	Status Bits: EN - Enable DN - Done Bit	Status Bit	Description		
Position 0	ER - EITOI BIL	С	always resets		
		V	sets if overflow is generated; otherwise resets		
		Z	sets if the result is zero; otherwise resets		
		S	always resets		
			•		

Instruction		Descript	ion
SUB SUBTRACT Source A N7:3	Subtract SUB	When t B (N7:4 the Des	he input conditions are true, subtract the value in Sour ) from the value in Source A (N7:3) and store the result stination (N7:12).
Source B N7:4		Status Bit	Description
Dest N7:12		С	sets if borrow is generated; otherwise resets
		V	sets if underflow is generated; otherwise resets
		Z	sets if the result is zero; otherwise resets
		S	sets if the result is negative; otherwise resets
TAN TAN	Tangent TAN	When in value ir	nput conditions go true, take the tangent of the F8:15 and store the result in F8:16.
Source F8:15 0.7853982		Status Bit	Description
Dest F8:16 1.000000		С	always resets
		V	sets if overflow is generated; otherwise resets
		Z	sets if the result is zero; otherwise resets
		S	sets if the result is negative; otherwise resets
XPY XPY XTO POWER OF Y	X to the power of Y XPY	When i raise it	nput conditions go true, take the the value in N7:4, to the power stored in N7:5, and store the result in
Source A N7:4		Status Bit	Description
Source B N7:5		С	always resets
Dest N7:6 25		V	sets if overflow is generated; otherwise resets
		Z	sets if the result is zero; otherwise resets
		S	sets if the result is negative; otherwise resets

Instruction			Description
AND BITWISE A Source A Source B Dest	AND D9:3 3F37 D9:4 00FF D9:5 0037	AND	When the input conditions are true, the controller performs ar AND operation (bit-by-bit) between Source A (D9:3) and Sourc B (D9:4) and stores the result in the Destination (D9:5). The truth table for an AND operation is: Source ASource BResult 000 100 111
NOT NOT Source A Dest	D9:3 00FF D9:5 FF00	NOT Operation	When the input conditions are true, the controller performs a NOT (takes the opposite of) operation (bit-by-bit) on the Sourc (D9:3) and stores the result in the Destination (D9:5). The trut table for a NOT operation is: SourceDestination 01 10
OR BITWISE IN Source A Source B Dest	CLUSIVE OR D9:3 3F37 D9:4 00FF D9:5 3FFF	OR	When the input conditions are true, the controller performs ar OR operation (bit-by-bit) between Source A (D9:3) and Source (D9:4) and stores the result in the Destination (D9:5). The trut table for an OR operation is: Source ASource BResult 000 101 011 111
XOR — BITWISE EXC Source A Source B Dest	CLUSIVE OR D9:3 3F37 D9:4 3F37 D9:5 0000	Exclusive OR XOR	When the input conditions are true, the controller performs ar exclusive OR operation (bit-by-bit) between Source A (D9:3) ar Source B (D9:4) and stores the result in the Destination (D9:5) The truth table for an XOR operation is: Source ASource BResult 000 101 011 110
Status Bit	Descriptio		
С	always		
V	always		

## Logical Instructions

Ζ

S

sets if the result is zero; otherwise

sets if the most significant bit (bit 15 for decimal or bit 17 for octal) is set (1); otherwise resets

### **Conversion Instructions**

Instruction		Descripti	ion	
FRD FROM BCD Source D9:3 0037	Convert from BCD FRD	When the input conditions are true, convert the BCD value in the Source (D9:3) to a integer value and store the result in the Destination (N7:12). The source must be in the range of		
Dest N7:12 37		Status Bit	Description	
		С	always resets	
		V	always resets	
		Z	sets if the destination value is zero; otherwise resets	
		S	always resets	
TOD TO BCD Source N7:3 44	Convert to BCD TOD	When th value in in the Status Bit	ne input conditions are true, convert the integer Source (N7:3) to a BCD format and store the result Description	
0044		С	always resets	
		V	sets if the source value is negative or greater than 9999 (i.e. outside of the range of 0-9999)	
		Z	sets if the destinationvalue is zero; otherwise resets	
		S	always resets	
DEG RADIANS TO DEGREE Source F8:7	Convert to Degrees DEG	When th value in Destinat	e input conditions are true, convert radians (the Source A) to degrees and stores the result in the ion (Source times 180/p).	
0.7853982 Dest F8:8		Status Bit	Description	
45		С	always resets	
		V	sets if overflow generated;	
		7	otherwise resets	
		<u>۲</u> ۲	sets if result is penative	
		Š	otherwise resets	

Instruction			Descripti	on
- RAD	to radian N7:9	Convert to Radians RAD	When the input conditions are true, convert degrees (the value in Source A) to radians and stores the result in the Destination (Source times p/180).	
Dest 0.78	45 F8:10		Status Bit	Description
	0.785398		С	always resets
			۷	sets if overflow generated; otherwise resets
			Z	sets if result is zero; otherwise resets
			S	sets if result is negative; otherwise resets

## Bit Modify and Move Instructions

Instruction		Descriptio	on
MOV MOVE Source N7:3 20	Move MOV	When the Source (N data type the Destir	input conditions are true, move a copy of the value ir (7:3) to the Destination (F8:12), converting from one to another This overwrites the original value in nation.
Dest F8:12 20.000000		Status Bit	Description
		С	always resets
		V	sets if overflow is generated during floating point-to-integer conversion; otherwise resets
		Z	sets if the destination value is zero; otherwise resets
		S	sets if result MSB is set; otherwise resets
MVM MASKED MOVE Source D9:3 478F Mask D9:5 00FF	Masked Move MVM	When the value in th result in th value in th Status Bit	input conditions are true, the controller passes the e Source (D9:3) through the Mask (D9:5) and stores t ne Destination (D9:12). This overwrites the original ne Destination. Description
Dest D9:12		С	always resets
008F		V	always resets
		Z	sets if the result is zero; otherwise resets
		S	sets if most significant bit of resulting value is set; otherwise resets.

Instruction		Description
BTD BIT FIELD DISTRIB Source N7:3 0 Source bit 3 Dest N7:4	Bit Distribute BTD	When the input conditions are true, the controller copies the number of bits specified by Length, starting with the Source bit (3) of the Source (N7:3), and placing the values in the Destination (N7:4), starting with the Destination bit (10).
0 Dest bit 10 Length 6		

## **File Instructions**

Instruction		Description
FAL FILE ARITH/LOGICAL Control R6:1 Length 8 Position 0 Mode ALL Dest #N15:10 Expression #N14:0 - 256	File Arithmetic and Logic FAL Status Bits: EN - Enable DN - Done Bit ER - Error Bit	When the input conditions go from false-to-true, the controller reads 8 elements of N14:0, and subtracts 256 (a constant) from each element. This example shows the result being stored in the eight elements beginning with N15:10. The control element R6:1 controls the operation. The Mode determines whether the controller performs the expression on all elements in the files (ALL) per program scan, one element in the files (INC) per false-to-true transition, or a specific number of elements (NUM) per scan.
		The FAL instruction can perform these operations: add (+), subtract (-), multiply (*), divide ( ), convert from BCD (FRD), convert to BCD (TOD), square root (SQR), logical and (AND), logical or (OR), logical not (NOT), exclusive or (XOR), negate (-), clear (0), move, and the new math instructions (see the CPT list).
FSC FILE SEARCH/COMPARE Control R9:0 Length 90 Position 0 Mode 10 Expression #B4:0 <> #B5:0	File Search and Compare FSC Status Bits: EN - Enable DN - Done Bit ER - Error Bit IN - Inhibit Bit FD - Found Bit	When the input conditions go from false-to-true, the controller performs the not-equal-to comparison on 10 elements between files B4:0 and B5:0. Mode determines whether the controller performs the expression on all elements in the files (ALL) per program scan, one element in the files (INC) per false-to-true transition, or a specific number of elements (NUM) per scan. Control element R9:0 controls the operation. When the corresponding source elements are not equal (element B4:4 and B5:4 in this example), the controller etemet to be performed to be found to be performed.
		stops the search and sets the found .FD and inhibit .IN bits so your ladder program can take appropriate action. To continue the search comparison, you must reset the .IN bit. To see a list of the available comparisons, see the comparisons listed under the CMP instruction.

nstruction		Description
COPY FILE Source #N7:0 Dest #N12:0 Length 5	File Copy COP	When the input conditions are true, the controller copies the contents of the Source file (N7) into the Destination file (N12). The source remains unchanged. The COP instruction copies the number of elements from the source as specified by the Length.
		As opposed to the MOV instruction, there is no data type conversion for this instruction.
FLL FILE Source N10:6 Dest #N12:0	File Fill FLL	When the input conditions are true, the controller copies the value in Source (N10:6) to the elements in the Destination (N12). The FLL instruction only fills as many elements in the destination as specified in the Length.
Length 5		As opposed to the MOV instruction, there is no data type conversion for this instruction.

## **Diagnostic Instructions**

Instruction		Description
FBC FILE BIT COMPARE Source #I:031 Reference #B3:1 Result #N7:0 Cmp Control R6:4 Length 48 Position 0 Result Control R6:5 Length 10 Position 0	File Bit Compare FBC Status Bits: EN - Enable DN - Done Bit ER - Error Bit IN - Inhibit Bit FD - Found Bit	When the input conditions go from false-to-true, the controller compares the number of bits specified in the CMP Control Length (48) of the Source file (#I:031) with the bits in the Reference file (#B3:1). The controller stores the results (mismatched bit numbers) in the Result file (#N7:0). File R6:4 controls the compare and file R6:5 controls the file that contains the results. The file containing the results can hold up to 10 (the number specified in the Length field) mismatches between the compared files. <b>Note:</b> To avoid encountering a possible run-time error when executing this instruction, add a ladder rung that clears S:24 (indexed addressing offset) immediately before a FBC instruction.
DDT DIAGNOSTIC DETECT Source #1:030 Reference #B3:1 Result #N10:0 Cmp Control R6:0 Length 20 Position 0 Result Control R6:1 Length 5 Position 0	Diagnostic Detect DDT Status Bits: EN - Enable DN - Done Bit ER - Error Bit IN - Inhibit Bit FD - Found Bit	<ul> <li>When the input conditions go from false-to-true, the controller compares the number of bits specified in the CMP Control Length (20) of the Source file (# I:030) with the bits in the Reference file (#B3:1). The controller stores the results (mismatched bit numbers) in the Result file (#N10:0). Control element R6:0 controls the compare and the control element R6:1 controls the file that contains the results (#N10:0). The file containing the results can hold up to 5 (the number specified in the Length field) mismatches between the compared files. The controller copies the source bits to the reference file for the next comparison.</li> <li>The difference between the DDT and FBC instruction is that each time the DDT instruction finds a mismatch, the controller changes the reference bit to match the source bit. You can use the DDT instruction to update your reference file to reflect changing machine or process conditions.</li> <li><i>Note:</i> To avoid encountering a possible run-time error when executing this instruction, add a ladder rung that clears S:24 (indexed addressing offset) immediately before a DDT instruction.</li> </ul>
DTR DATA TRANSITION Source I:002 Mask OFFF Reference N63:11	Data Transition DTR	The DTR instruction compares the bits in the Source (I:002) through a Mask (0FFF) with the bits in the Reference (N63:11). When the masked source is different than the reference, the instruction is true for only 1 scan. The source bits are written into the reference address for the next comparison. When the masked source and the reference are the same, the instruction remains false.

Instruction		Description
BSL BIT SHIFT LEFT File #B3:1 Control R6:53 Bit Address I:022/12 Length 5	Bit Shift Left BSL Status Bits: EN - Enable DN - Done Bit ER - Error Bit UL - Unload Bit	If the input conditions go from false-to-true, the BSL instruction shifts the number of bits specified by Length (5) in File (B3), starting at bit 16 (B3:1/0 = B3/16), to the left by one bit position. The source bit (I:022/12) shifts into the first bit position, B3:1/0 (B3/16). The fifth bit, B3:1/4 (B3/20), is shifted into the UL bit of the control structure (R6:53).
BSR BIT SHIFT RIGHT File #B3:2 Control R6:54 Bit Address I:023/06 Length 3	Bit Shift Right BSR Status Bits: EN - Enable DN - Done Bit ER - Error Bit UL - Unload Bit	If the input conditions go from false-to-true, the BSR instruction shifts the number of bits specified by Length (3) in File (B3), starting with B3:2/0 (=B3/32), to the right by one bit position. The source bit (I:023/06) shifts into the third bit position B3/34. The first bit (B3/32) is shifted into the UL bit of the control element (R6:54).
FFL FIFO LOAD Source N60:1 FIFO #N60:3 Control R6:51 Length 64 Position 0	FIFO Load FFL Status Bits: EN - Enable Load DN - Done Bit EM - Empty Bit	When the input conditions go from false-to-true, the controller loads N60:1 into the next available element in the FIFO file, #N60:3, as pointed to by R6:51. Each time the rung goes from false-to-true, the controller loads another element. When the FIFO file (stack) is full, (64 words loaded), the DN bit is set. See page F-8 for a description of prescan activities for this instruction.
FFU FIFO UNLOAD FIFO #N60:3 Dest N60:2 Control R6:51 Length 64 Position 0	FIFO Unload FFU Status Bits: EU - Enable Unload DN - Done Bit EM - Empty Bit	When the input conditions go from false-to-true, the controller unloads an element from #N60:3 into N60:2. Each time the rung goes from false-to-true, the controller unloads another value. All the data in file #N60:3 is shifted one position toward N60:3. When the file is empty, the EM bit is set. See page F-8 for a description of prescan activities for this instruction.

## Shift Register Instructions

Instruction		Description
LFL LIFO LOAD Source N70:1 LIFO #N70:3 Control R6:61 Length 64 Proving 64	LIFO Load LFL Status Bits: EN - Enable Load DN - Done Bit	When the input conditions go from false-to-true, the controller loads N70:1 into the next available element in the LIFO file #N70:3, as pointed to by R6:61. Each time the rung goes from false-to-true, the controller loads another element. When the LIFO file (stack) is full (64 words have been loaded), the DN bit is set.
	EM - Empty Bit	See page F-8 for a description of prescan activities for this instruction.
LFU LIFO UNLOAD LIFO #N70:3 Dest N70:2 Control R6:61	LIFO Unload LFU Status Bits: EU - Enable Unload	When the input conditions go from false-to-true, the controller unloads the last element from #N70:3 and puts it into N70:2. Each time the rung goes from false-to-true, the controller unloads another element. When the LIFO file is empty, the EM bit is set.
Length 64 Position 0	DN - Done Bit EM - Empty Bit	See page F-8 for a description of prescan activities for this instruction.

## Sequencer Instructions

Instruction		Description
SQI SEQUENCER INPUT File #N7:11 Mask FFF0 Source I:031 Control R6:21 Length 4 Position 0	Sequencer Input SQI	The SQI instruction filters the Source (I:031) input image data through a Mask (FFF0) and compare the result to Reference data (#N7:11) to see if the two values are equal. The operation is controlled by the information in the control file R6:21. When the status of all unmasked bits of the word pointed to by control element R6:21 matches the corresponding reference bits, the rung condition remains true if preceded by a true rung condition.
SQL SEQUENCER LOAD File #N7:20 Source I:002 Control R6:22 Length 5 Position 0	Sequencer Load SQL Status Bits: EN - Enable DN - Done Bit ER - Error Bit	The SQL instruction loads data into the sequencer File (#N7:20) from the source word (I:002) by stepping through the number of elements specified by Length (5) of the Source (I:002), starting at the Position (0). The operation is controlled by the information in the control file R6:22. When the rung goes from false-to-true, the SQL instruction increments the next step in the sequencer file and loads the data into it for every scan that the rung remains true.

Instruction		Description
SQO SEQUENCER OUTPUT File #N7:1 Mask 0F0F Dest 0:014 Control R6:20 Length 4 Position 0	Sequencer Output SQO Status Bits: EN - Enable DN - Done Bit ER - Error Bit	<ul><li>When the rung goes from false-to-true, the SQO instruction increments to the next step in the sequencer File (#N7:1). The data in the sequencer file is transferred through a Mask (0F0F) to the Destination (0:014) for every scan that the rung remains true.</li><li>See page F-8 for a description of prescan operation for this instruction.</li></ul>

## **Program Control Instructions**

Instruction		Description
(MCR )	Master Control Reset MCR	If the input conditions are true, the program scans the rungs between MCR instruction rungs and processes the outputs normally. If the input condition is false, rungs between the MCR-instruction rungs are executed as false.
( JMP )	Jump JMP	If the input conditions are true, the controller skips rungs by jumping to the rung identified by the label (10).
10 [ LBL ]	Label LBL	When the controller reads a JMP instruction that corresponds to label 10, the controller jumps to the rung containing the label and starts executing.
		Important: Must be the first instruction on a rung.
FOR FOR Label Number 0 Index N7:0 Initial Value 0 Terminal Value 10 Step Size 1	FOR Loop FOR	The controller executes the rungs between the FOR and the NXT instruction repeatedly in one program scan, until it reaches the terminal value (10) or until a BRK instruction aborts the operation. Step size is how the loop index is incremented. See page F-8 for a description of prescan operation for this instruction.
NXT NEXT Label Number 0	Next NXT	The NXT instruction returns the controller to the corresponding FOR instruction, identified by the label number specified in the FOR instruction. NXT must be programmed on an unconditional rung that is the last rung to be repeated in a For-Next loop.
[ BRK ]	Break BRK	When the input conditions go true, the BRK instruction aborts a For-Next loop.

Instruction		Description
JSR JUMP TO SUBROUTINE Program File 90 Input par N16:23 Input par N16:24 Input par 231 Return par N19:11 Return par N19:12	Jump to Subroutine JSR	If the input conditions are true, the controller starts running a subroutine Program File (90). The controller passes the Input Parameters (N16:23, N16:24, 231) to the subroutine and the RET instruction passes Return Parameters (N19:11, N19:12) back to the main program, where the controller encountered the JSR instruction.
SBR SUBROUTINE Input par N43:0 Input par N43:1 Input par N43:2	Subroutine SBR	The SBR instruction is the first instruction in a subroutine file. This instruction identifies Input Parameters (N43:0, N43:1, N43:2) the controller receives from the corresponding JSR instruction. You do not need the SBR instruction if you do not pass input parameters to the subroutine.
RET RETURN () Return par N43:3 Return par N43:4	Return RET	If the input conditions are true, the RET instruction ends the subroutine and stores the Return Parameters (N43:3, N43:4) to be returned to the JSR instruction in the main program.
[ AFI <b>]</b>	Always False AFI	The AFI instruction disables the rung (i.e., the rung is always false).
(TND )	Temporary End TND	If the input conditions are true, the TND instruction stops the controller from scanning the rest of the program (i.e., this instruction temporarily ends the program).
B3 [ ONS ] 110	One Shot ONS	If the input conditions preceding the ONS instructions on the same rung go from false-to-true, the ONS instruction conditions the rung so that the output is true for one scan. The rung is false on successive scans.
		See page F-8 for a description of prescan operation for this instruction.
OSF ONE SHOT FALLING Storage Bit B3/0 Output Bit 15 Output Word N7:0	One Shot Falling OSF Status Bits: OB - Output Bit SB - Storage Bit	The OSF instruction triggers an event to occur one time. Use the OSF instruction whenever an event must start based on the change of state of a rung from true-to-false, not on the resulting rung status. The output bit (N7:0/15) is set (1) for one program scan when the rung goes from true-to-false. See page F-8 for a description of prescan operation for this instruction.
OSR ONE SHOT RISING Storage Bit B3/0 Output Bit 15 Output Word N7:0	One Shot Rising OSR Status Bits: OB - Output Bit SB - Storage Bit	The OSR instruction triggers an event to occur one time. Use the OSR instruction whenever an event must start based on the change of state of a rung from false-to-true, not on the resulting rung status. The output bit (N7:0/15) is set (1) for one program scan when the rung goes from false-to-true. See page F-8 for a description of prescan operation for this instruction.

Instruction		Description
SFR SFC Reset Prog File Number 3 Restart Step At	SFC Reset SFR	The SFR instruction resets the logic in a sequential function chart. When the SFR instruction goes true, the controller performs a lastscan/postscan on all active steps and actions in the selected file, and then resets the logic in the SFC on the next program scan. The chart remains in this reset state until the SFR instruction goes false.
( EOT )	End of Transition EOT	The EOT instruction should be the last instruction in a transition file. If you do not use an EOT instruction, the controller always evaluates the transition as true.
		See page F-8 for a description of prescan operation for this instruction.
	User Interrupt Disable UID	The UID instruction temporarily disables an interrupt-driven ladder program (such as an STI or PII) from interrupting the currently executing program.
( UIE )	User Interrupt Enable UIE	The UIE instruction re-enables the interrupt-driven ladder program to interrupt the currently executing ladder program.

Instruction	Description
PID PID Control Block PD10:0 Proc Variable N15:13 Tieback N15:14 Control Output N20:21 PID Status Bits: EN - Enable DN - Done Bit (for blocks only)	<ul> <li>The control block (PD10:0) contains the instruction information for the PID. The PID gets the process variable from N15:13 and sends the PID output to N20:21. The tieback stored in N15:14 handles the manual control station.</li> <li>If you use an N control block, the rung must transition from false to true for execution.</li> <li>If you use PD control block, then there is no done bit. Also, the rung input conditions need to be true.</li> <li>See page F-8 for a description of prescan operation for this instruction.</li> </ul>
MSG SEND/RECEIVE MESSAGE Control Block MG7:10 Bit #Status Bits 15EN - Enable 14ST - Start Bit 13DN - Done Bit 12ER - Error Bit 11CO - Continuous 10EW - Enabled-Waiting 9NR - No Response	If the input conditions go from false to true, the data is transferred according to the instruction parameters you set when you entered the message instruction. The Control Block (MG7:10) contains status and instruction parameters. You can also use N control blocks. For continuous MSGs, condition the rung to be true for only one scan. See page F-8 for a description of prescan operation for this instruction.

## Process Control, Message Instructions

### **Block Transfer Instructions**

Integer (I	N) control block E	3lock Transfer (BT) control block			
Word Offset	Description	Word Mnemonic	Description		
0	status bits (see below)	.EN through .RW	status bits		
1	requested word count	.RLEN	requested length		
2	transmitted word count	.DLEN	transmitted word length/error code		
3	file number	.FILE	file number		
4	element number	.ELEM	element number		
		.RGS	rack/group/slot		
	Word 0				

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
EN	ST	DN	ER	CO	EW	NR	TO	RW	** r	ack **	**	group**		slot	

#### Publication 1785-UM012D-EN-P - July 2005

Instruction				Description				
BIOCK TRANSFER READ Rack 1 Group 0 Module 0 Control Block BT11:100 Data File N10:110 Length 40 Continuous Y			ransfer Read I r r r r r r r r r r r	If the input conditions go from false to true, a block transfer read is initiated for the I/O module located at rack 1, group 0, module 0. The Control Block (BT11:100, 6-word file) contains status for the transfer. The Data File (N10:110) is where the data read from the module is stored. The BT Length (40) identifies the number of words in the transfer. A non-continuous block transfer is queued and run only once on a false-to-true rung transition; a continuous block transfer is repeatedly requeued.				
				You can also use the N data type for the control blocks. See page F-8 for a description of prescan operation for this instruction.				
	PLC-5/30, -5/4 -5/60, -5/60L, - controllers		5/40E, -5/40L 80, -5/80E	PLC-5/40, -5/40L, -5/60, -5/60L, -5/80, -5/40E, -5/80E controllers		PLC-5/60, -5/60L, -5/80, -5/80E controllers		
	S	:7 t #	BT queue full for rack	S:32 bit #	BT queue full for rack	S:34 bit #	BT queue full for rack	
	80	g(1)	0	08	10	08	20	
	0	9 <sup>1</sup>	1	09	11	09	21	
		0 <sup>1</sup>	2	10	12	10	22	
	1 <sup>.</sup>	1 <sup>1</sup>	3	11	13	11	23	
	1	2	4	12	14	12	24	
	1	3	5	13	15	13	25	
	1	4	6	14	16	14	26	
	1	5	7	15	17	15	27	

<sup>(1)</sup> PLC-5/11, -5/20, and 5/20E controllers also

#### Instruction

#### Description

		-
BTW BLOCK TRANSFER WRITE Rack 1 Group 0 Module 0 Control Block BT11:0 Data File N10:10 Length 40 Continuous Y	Block Transfer Write BTW	If the input conditions go from false-to-true, the block transfer write is initiated for the I/O module located at rack 1, group 0, module 0. The Control Block (BT11:0, 6-word file) contains status for the transfer. The Data File contains the data to write to the module (N10:10). The BT Length (40) identifies the number of words in the transfer. A non-continuous block transfer is queued and run only once on a false-to-true rung transition; a continuous block transfer is repeatedly requeued. You can also use the N data type for the control block. See page f-8 for a description of prescan operation for this instruction.

### **ASCII Instructions**

Status Bits:
EN - EnableEM - Empty Bit
DN - Done BitEU - Queue
ER - Error BitFD - Found Bit

Instruction		Descript	ion			
ABL ASCII TEST FOR LINE Channel 0 Control R6:32 Characters	ASCII Test for Line ABL	If input conditions go from false-to-true, the controller reports the number of characters in the buffer, up to and including the end-of-line characters and puts this value the position word of the control structure (R6:32.POS). T controller also displays this value in the characters field the display. See page F-8 for a description of prescan operation for instruction				
ACB ASCII CHARS IN BUFFER Channel 0 Control R6:32 Characters	ASCII Characters in Buffer ACB	If input conditions go from false-to-true, the control reports the total number of characters in the buffer this value into the position word (.POS) of the cont structure. The controller also displays this value in characters field of the display. See page F-8 for a description of prescan operation				
		instructio	n. · · ·			
ACI STRING TO INTEGER CONVERSION Source ST38:90	Convert ASCII String to Integer ACI	If input conditions are true, the controller converts the string in ST38:90 to an integer and stores the result in N7:123.				
Dest N7:123 75		Status Bit	Description			
		С	set if a carry was generated during the conversion; otherwise resets			
		V	set if source is > 32,767 or < -32,768, otherwise resets			
		Z	set if source is zero; otherwise resets			
		S	set if destination is negative; otherwise resets			
ACN STRING CONCATENATE Source A ST38:90 Source B ST37:91 Dest ST52:76	ASCII String Concatenate ACN	If input conditions are true, the controller concatenates string in ST38:90 with the string in ST37:91 and store th result in ST52:76.				

Instruction		Description
AEX STRING EXTRACT Source ST38:40 Index 42 Number 10 Dest ST52:75	ASCII String Extract AEX	If input conditions are true, the controller extracts 10 characters starting at the 42nd character of ST38:40 and store the result in ST52:75.
AIC INTEGER TO STRING CONVERSION Source 876 Dest ST38:42	Convert Integer to ASCII String AIC	If input conditions are true, the controller converts the value 876 to a string and store the result in ST38:42.
AHL ASCII HANDSHAKE LINE Channel 0 AND Mask 0001 OR Mask 0003 Control R6:23 Channel Status	ASCII Handshake Lines AHL Status Bits: EN-Enable DN-Done Bit ER-Error Bit	If input conditions go from false-to-true, the controller uses the AND and OR masks to determine whether to set or reset the DTR (bit 0) and RTS (bit 1) lines, or leave them unchanged. Bit 0 and 1 of the AND mask cause the line(s) to reset if 1 and leave the line(s) unchanged if 0. BIt 0 and 1 of the OR mask cause the line(s) to set if 1 and leave the line(s) unchanged if 0. See page F-8 for a description of prescan operation for this instruction.
ARD ASCII READ Channel 0 Dest ST52:76 Control R6:32 String Length 50 Characters Read	ASCII Read ARD Status Bits EN - Enable DN - Done Bit ER - Error Bit UL - Unload EM - Empty EU - Queue	If input conditions go from false-to-true, read 50 characters from the buffer and move them to ST52:76. The number of characters read is stored in R6:32.POS and displayed in the Characters Read Field of the instruction display. See page F-8 for a description of prescan operation for this instruction.
ARL ASCII READ LINE Channel 0 Dest ST50:72 Control R6:30 String Length 18 Characters Read	ASCII Read Line ARL Status Bits EN - Enable DN - Done Bit ER - Error Bit UL - Unload EM - Empty EU - Queue	If input conditions go from false-to-true, read 18 characters (or until end-of-line) from the buffer and move them to ST50:72. The number of characters read is stored in R6:30.POS and displayed in the Characters Read Field of the instruction display. See page F-8 for a description of prescan operation for this instruction.

Instruction		Description
ASC STRING SEARCH Source ST38:40 Index 35 Search ST52:80 Result 42	ASCII String Search ASC	If input conditions are true, search ST52:80 starting at the 35th character, for the string found in ST38:40. In this example, the string was found at index 42. If the string is not found, the ASCII instruction minor fault bit S:17/8 is set and the result is zero.
ASR ASCII STRING COMPARE Source A ST37:42 Source B ST38:90	ASCII String Compare ASR	If the string in ST37:42 is identical to the string in ST38:90, the instruction is true. Note that this is an input instruction. An invalid string length causes the ASCII instruction error minor fault bit S:17/8 to be set, and the instruction is false.
AWA ASCII WRITE APPEND Channel 0 Source ST52:76 Control R6:32 String Length 50 Characters Sent	ASCII Write Append AWA Status Bits EN - Enable DN - Done Bit ER - Error Bit UL - Unload EM - Empty EU - Queue	If input conditions go from false-to-true, read 50 characters from ST52:76 and write it to channel 0 and append the two character configuration in the channel configuration (default CR/LF). The number of characters sent is stored in R6:32.POS and displayed in the characters sent field of the instruction display. See page F-8 for a description of prescan operation for this instruction.
AWT ASCII WRITE Channel 0 Source ST37:40 Control R6:23 String Length 40 Characters Sent	ASCII Write AWT Status Bits EN - Enable DN - Done Bit ER - Error Bit UL - Unload EM - Empty EU - Queue	If input conditions go from false-to-true, write 40 characters from ST37:40 to channel 0. The number of characters sent is stored in R6:23.POS and displayed in the characters sent field of the instruction display. See page F-8 for a description of prescan operation for this instruction.

Category	Code	Title	Execution Tim	Executi (µs) Floating	on Time g Point	Words of Memory <sup>(1)</sup>	
			True	False	True	False	
Relay	XIC	examine if closed	.32	.16			1 <sup>(2)</sup>
	XIO	examine if open	.32	.16			1 <sup>2</sup>
	OTL	output latch	.48	.16			1 <sup>2</sup>
	OTU	output unlatch	.48	.16			1 <sup>2</sup>
	OTE	output energize	.48	.48			1 <sup>2</sup>
Branch		branch end	.16	.16			1
		next branch					1
		branch start					1
Timer and Counter	TON	timer on(0.01 base)	3.8	2.6			2-3
		(1.0 base)	4.1	2.5			
	TOF	timer off(0.01 base)	2.6	3.2			2-3
		(1.0 base)	2.6	3.2			
	RTO	retentive timer on (0.01 base) (1.0 base)	3.8	2.4			2-3
		(	4.1	2.3			
	CTU	count up	3.4	3.4			2-3
	CTD	count down	3.3	3.4			2-3
	RES	reset	2.2	1.0			2-3

#### **Bit and Word Instructions**

<sup>(1)</sup> Use the larger number for addresses beyond 2048 words in the controller's data table.

 $^{(2)}$   $\,$  For every bit address above the first 256 words of memory in the data table, add 0.16  $\mu s$  and 1 word of memory.

Category	Code	Title	Execution Tim Integer	ne (µs)	Execution Time Floating Point	Execution Time (μs) Floating Point		
			True	False	True	False		
Arithmetic	ADD	add	6.1	1.4	14.9	1.4	4-7	
	SUB	subtract	6.2	1.4	15.6	1.4	4-7	
	MUL	multiply	9.9	1.4	18.2	1.4	4-7	
	DIV	divides	12.2	1.4	23.4	1.4	4-7	
	SQR	square root	9.9	1.3	35.6	1.3	3-5	
	NEG	negate	4.8	1.3	6.0	1.3	3-5	
	CLR	clear	3.4	1.1	3.9	1.1	2-3	
	AVE	average file	152+E25.8	30	162+E22.9	36	4-7	
	STD	standard deviation	262+E92.5	34	295+E85.5	34	4-7	
	TOD	convert to BCD	7.8	1.3			3-5	
	FRD	convert from BCD	8.1	1.3			3-5	
	RAD	radian	57.4	1.4	50.1	1.4	3-5	
	DEG	degree	55.9	1.4	50.7	1.4	3-5	
	SIN	sine			414	1.4	3-5	
	COS	cosine			404	1.4	3-5	
	TAN	tangent			504	1.4	3-5	
	ASN	inverse sine			426	1.4	3-5	
	ACS	inverse cosine			436	1.4	3-5	
	ATN	inverse tangent			375	1.4	3-5	
	LN	natural log	409	1.4	403	1.4	3-5	
	LOG	log	411	1.4	403	1.4	3-5	
	XPY	X to the power of Y	897	1.5	897	1.5	4-7	
	SRT	sort file					3-5	
		(5/11, -5/20)	276 + 12[E**1.34]	227	278 + 16[E**1.35]	227		
		(-5/30, -5/40, -5/60, -5/80)	224 + 25[E**1.34]	189	230 + 33[E**1.35]	189		

E = number of elements acted on per scan

SRT true is only an approximation. Actual time depends on the randomness of the numbers.

Category Code		Title	Time (µs) Integer		Time (μs) Floating Point	Words of Memory <sup>(1)</sup>	
			True	False	True	False	
File Arithmetic and Logic	FAL	all	11 + (S[2.3 + i])E	6.16 + Wi[0.16]	11 + (Σ[2.3 + i])E	6.16 + Wi[0.16]	3-5 +Wi
File Search and Compare	FSC	all	11 + (S[2.3 + i])E	6.16 + Wi[0.16]	11 + ( <b>Σ</b> [2.3 + i])E	6.16 + Wi[0.16]	3-5 +Wi
File	СОР	сору	16.2+E[0.72]	1.4	17.8+E[1.44]	1.4	4-6
		counter, timer, and control	15.7+E[2.16]	1.4			
	FLL	fill	15.7+E[0.64]	1.5	18.1+E[0.80]	1.5	4-6
Shift Register		counter, timer, and control	15.1+E[1.60]	1.5			
Shift Register	BSL	bit shift left	10.6+B[0.025]	5.2			4-7
	BSR	bit shift right	11.1 + B[0.025]	5.2			4-7
	FFL	FIFO load	8.9	3.8			4-7
	FFU	FIFO unload	10.0+E[0.43]	3.8			4-7
	LFL	LIFO load	9.1	3.7			4-7
	LFU	LIFO unload	10.6	3.8			4-7
Diagnostic	FBC	0 mismatch	15.4 + B[0.055]	2.9			6-11
		1 mismatch	22.4 + B[0.055]	2.9			
		2 mismatches	29.9+ B[0.055]	2.9			
	DDT	0 mismatch	15.4 + B[0.055]	2.9			6-11
		1 mismatch	24.5 + B[0.055]	2.9			
		2 mismatches	34.2 + B[0.055]	2.9			
	DTR	data transitional	5.3	5.3			4-7

### File, Program Control, and ASCII Instructions

<sup>(1)</sup> Use the larger number for addresses beyond 2048 words in the controller's data table.

i = execution time of each instruction (e.g., ADD, SUB, etc.) used within the FAL or the FSC expression

E = number of elements acted on per scan

B = number of bits acted on per scan

Wi = number of words used by the instruction (e.g., ADD, SUB, etc.) within the FAL or FSC expression

FAL or FSC instructions are calculated with short direct addressing

Category	Code	Title	Time (μs) Integer		Time (μs) Floating Point		Words of Memory <sup>(1)</sup>
			True	False	True	False	
Sequencer	SQI	sequencer input	7.9	1.3			5-9
	SQL	sequencer load	7.9	3.5			4-7
	SQO	sequencer output	9.7	3.7			5-9
Immediate I/O <sup>(2)</sup>	IIN	<ul> <li>immediate input</li> <li>PLC-5/11, -5/20, and -5/20E</li> <li>PLC5/30, -5/40, -5/40E, -5/40L -5/60, -5/60L, and -5/80, -5/80E</li> </ul>	• 357 • 307	1.1			2
	ΙΟΤ	<ul> <li>immediate output</li> <li>PLC-5/11, -5/20, and -5/20E</li> <li>PLC5/30, -5/40, -5/40E, -5/40L</li> <li>-5/60, -5/60L, -5/80, and -5/80E</li> </ul>	• 361 • 301	1.1			2
Zone Control	MCR	master control	0.16	0.16			1
Program Control	JMP	jump	8.9+(file# - 2) * 0.96	1.4			2
	JSR <sup>(3)</sup> /RET	jump to subroutine /return					3+paramete rs/JSR
		— 0 parameters	12.3	1.0	not applicable	not applicable	1+paramete rs/RET
		— 1 parameter	16.1	1.0	17.3	1.0	
		— increase/ parameter	3.8	not applicable	5.0	not applicable	
	SBR						1+ parameters

<sup>(2)</sup> Timing for immediate I/O instructions is the time for the instruction to queue-up for processing.

(3) Calculate execution times as follows: (time) + (quantity of additional parameters)(time/parameter). For example: if you are passing 3 integer parameters in a JSR within a PLC-5/11 controller, the execution time = 16.1 + (2)(3.8) = 23.7 ms

Category	Code	Title	Time (μs) Integer		Time (μs) Floating Point		Words of Memory <sup>(1)</sup>
			True	False	True	False	
Program Control	LBL	label	0.16	0.16			2
	END	end	negligible				1
	TND	temporary end		me (µs) teger         Time (µs) Floating Point         W M           ue         False         True         False         W M           16         0.16         2         2           igligible         1         1         1           16         0.16         1         1           16         0.16         1         1           16         0.16         1         1           16         0.16         1         1           10         3.0         2         2           2         6.0         2         4           2         5.8         2         4           1+ L[15.9]+ [e# - 2) *         5.3 + N[0.75]         FC         N)           75         1.0         1         1           19         1.0         1         1           70         1.0         1         1	1		
	EOT	end of transition	Iteger         Time (µs) Integer         Time (µs) Floating Point         M         M           True         False         True         False         M         M           bel         0.16         0.16         2         1         2           id         negligible         1         1         1         1           mporary end         0.16         0.16         1         1         1           ways false         0.16         0.16         1         1         1           ways false         0.16         0.16         1         1         1           ways false         0.16         0.16         1         1         1         1           ways false         0.16         0.16         1         1         1         1         1           ways false         0.16         0.16         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1	1			
	AFI	always false			1		
	ONS	one shot	3.0	3.0			2-3
	OSR	one shot rising	6.2	6.0			4-6
	OSF	one shot falling	6.2	5.8			4-6
	FOR/ NXT	for next loop	8.1+ L[15.9]+ (file# - 2) * 0.96	5.3 + N[0.75]			FOR 5-9 NXT 2
	BRK	break	11.3 + N[0.75]	0.9			1
	UID	user interrupt disable (PLC-5/11, -5/20, -5/30, -5/40, -5/60, and -5/80 controllers)	175 119	1.0			1
	UIE	user interrupt enable (PLC-5/11, -5/20, -5/30, -5/40, -5/60, and -5/80 controllers)	170 100	1.0			1

L = number of FOR/NXT loops

N = number of words in memory between FOR/NXT or BRK/NXT

Category	Code	Title	Time (μs) Tin Integer Flo		Time (μs) Floating Point	Time (μs) Floating Point	
			True	False	True	False	
Process Control	PID	PID loop control			·		5-9
Gains		Independent		3.0	1120	58	
		<ul> <li>PLC-5/11, -5/20, -5/20E</li> <li>PLC-5/30, -5/40, -5/40E, -5/40L</li> <li>-5/60, -5/60L -5/80, -5/80E</li> </ul>	• 462 • 655				
		ISA			1180		
		<ul> <li>PLC-5/11, -5/20, and -5/20E</li> <li>PLC-5/30, -5/40, -5/40E, -5/40L</li> <li>-5/60, -5/60L, -5/80, and -5/80E</li> </ul>	• 560 • 895				
Modes		Manual			1150		
		<ul> <li>PLC-5/11, -5/20, and -5/20E</li> <li>PLC-5/30, -5/40, -5/40E, -5/40L</li> <li>-5/60, -5/60L, -5/80, and -5/80E</li> </ul>	• 372 • 420				
		Set Output			1130		
		<ul> <li>PLC-5/11, -5/20, and -5/20E</li> <li>PLC-5/30, -5/40, -5/40E, -5/40L</li> <li>-5/60, -5/60L, -5/80, and -5/80E</li> </ul>	• 380 • 440				
Cascade		Slave			1530		
		Master			1080		
ASCII <sup>(2)</sup>	ABL	test buffer for line					3-5
		<ul> <li>PLC-5/11, -5/20, and -5/20E</li> <li>PLC-5/30, -5/40, -5/40E, -5/40L</li> <li>-5/60, -5/60L, -5/80, and -5/80E</li> </ul>	• 316 • 388	• 214 • 150			

 $^{(2)}$  Timing for ASCII instructions is the time for the instruction to queue-up for processing in channel 0.

C = number of ASCII characters

Category	Code	Title	Time (μs) Integer	Time (μs) Integer			Words of Memory <sup>(1)</sup>
			True	False	True	False	
	ACB	no. of characters in buffer • PLC-5/11, -5/20, and -5/20E • PLC-5/30, -5/40, -5/40E, -5/40L -5/60, -5/60L, -5/80, and -5/80E	• 316 • 389	• 214 • 150			3-5
	ACI	<ul> <li>string to integer</li> <li>PLC-5/11, -5/20, and -5/20E</li> <li>PLC-5/30, -5/40, -5/40E, -5/40L</li> <li>-5/60, -5/60L, -5/80, and -5/80E</li> </ul>	<ul> <li>220 + C[11]</li> <li>140 + C[21.4]</li> </ul>	1.4			3-5
	ACN	<ul> <li>string concatenate</li> <li>PLC-5/11, -5/20, and -5/20E</li> <li>PLC-5/30, -5/40, -5/40E, -5/40L</li> <li>-5/60, -5/60L, -5/80, and -5/80E</li> </ul>	• 237 + C[2.6] • 179 + C[5.5]	1.9			4-7
	AEX	<ul> <li>string extract</li> <li>PLC-5/11, -5/20, and -5/20E</li> <li>PLC-5/30, -5/40, -5/40E, -5/40L</li> <li>-5/60, -5/60L, -5/60, and -5/80E</li> </ul>	• 226 + C[1.1] • 159 + C[2.2]	1.9			5-9
	AHL	set or reset lines • PLC-5/11, -5/20, and -5/20E • PLC-5/30, -5/40, -5/40E, -5/40L -5/60, -5/60L, -5/80, and -5/80E	• 318 • 526	• 213 • 157			5-9

Category	Code Title Time (μs) Integer I		Time (μs) Floating Point		Words of Memory <sup>(1)</sup>		
			True	False	True	False	
ASCII <sup>(2)</sup>	AIC	<ul> <li>integer to string</li> <li>PLC-5/11, -5/20, and -5/20E</li> <li>PLC-5/30, -5/40, -5/40E, -5/40L</li> <li>-5/60, -5/60L, -5/80, and -5/80E</li> </ul>	• 260 • 270	1.4			3-5
	ARD	read characters <ul> <li>PLC-5/11, -5/20, and -5/20E</li> <li>PLC-5/30, -5/40, -5/40E, -5/40L</li> <li>-5/60, -5/60L, -5/60, and -5/80E</li> </ul>	• 315 • 380	• 214 • 149			4-7
	ARL	read line <ul> <li>PLC-5/11, -5/20, and -5/20E</li> <li>PLC-5/30, -5/40, -5/40E, -5/40L</li> <li>-5/60, -5/60L, -5/80, and -5/80E</li> </ul>	• 316 • 388	• 214 • 151			4-7
	ASC	<ul> <li>string search</li> <li>PLC-5/11, -5/20, and -5/20E</li> <li>PLC-5/30, -5/40, -5/40E, -5/40L</li> <li>-5/60, -5/60L, -5/60, and -5/80E</li> </ul>	• 222 + C[1.7] • 151 + C[3.0]	1.9			5-9
	ASR	<ul> <li>string compare</li> <li>PLC-5/11, -5/20, and -5/20E</li> <li>PLC-5/30, -5/40, -5/40E, -5/40L</li> <li>-5/60, -5/60L, -5/60, and -5/80E</li> </ul>	• 234 + C[1.3] • 169 + C[2.4]	• 202 • 119			3-5

 $^{(2)}$   $\,$  Timing for ASCII instructions is the time for the instruction to queue-up for processing in channel 0.

C = number of ASCII characters

Category	Code	Title	Time (μs) Integer		Time (µs) Floating Point		Words of Memory <sup>(1)</sup>
			True	False	True	False	
ASCII <sup>(2)</sup>	AWA	<ul> <li>write with append</li> <li>PLC-5/11, -5/20, and -5/20E</li> <li>PLC-5/30, -5/40, -5/40E, -5/40L</li> <li>-5/60, -5/60L, -5/80, and -5/80E</li> </ul>	• 319 • 345	• 215 • 154			4-7
	AWT	<ul> <li>write</li> <li>PLC-5/11, -5/20, and -5/20E</li> <li>PLC-5/30, -5/40, -5/40E, -5/40L</li> <li>-5/60, -5/60L, -5/80, and -5/80E</li> </ul>	• 318 • 344	• 215 • 151			4-7

 $^{(2)}$  Timing for ASCII instructions is the time for the instruction to queue-up for processing in channel 0.

C = number of ASCII characters

# Switch Setting Reference

# Using This Chapter

For this Switch Setting	Go to Page
Enhanced and Ethernet PLC-5 switch 1 for defining the controller's DH+ address	E-2
Enhanced and Ethernet PLC-5 switch 2 for defining the controller's serial port electrical interface	E-3
I/O chassis containing a PLC-5 controller	E-4
I/O chassis containing a 1771-ASB, remote I/O adapter module	E-5
I/O chassis configuration plug for defining an external or slot power supply	E-6
1771-ASB not using complementary I/O	E-7
1771-ALX adapter module	E-9

### Controller Switches

Switch 1



Channel 1A:	Set sSitch:	lo:
DH+ address	1 through 6	(See below)
DH+ baud rate	7	on (down)57.6 kbps off (up)230.4 kbps

DH+ Station			Swit	tch			DH+			Swit	ch		
Number	1	2	3	4	5	6	Number	1	2	3	4	5	6
Number 0 1 2 3 4 5 6 7 10 11 12 13 14 15 16 17 20 21 22 23 24 25 26 27 30	1 on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off on off off	2 on off off off off off off off off off	3 on on off off off off off off off off o	4 on on on on on on off off off off off o	5 on on on on on on on on on on on on on	6 on on on on on on on on on on	Station         Number         40         41         42         43         44         45         46         47         50         51         52         53         54         55         56         57         60         61         62         63         64         65         66         67	1 on off on off on off on off on off on off on off on off on off on off on off	2 on off off on off off on off off on off off	3 on on off off off off off off off off o	4 on on on on on on off off off off off o	5 on on on on on on on on on on on on on	6 off off off off off off off off off of
31 32 33 34 35 36 37	off on off on off on off	on off off on on off off	on on off off off	off off off off off off off	off off off off off off off	on on on on on on on	70 71 72 73 74 75 76 77	on off on off on off on	on off off on on off	on on on off off off	off off off off off off off	off off off off off off off	off off off off off off off off

#### Switch 2

Bottom View of PLC-5/11, -5/20, -5/26, and -5/20E processors Switch Assembly SW2



Bottom View of PLC-5/30, -5/40, -5/46 -5/40L, -5/60, -5/60L, -5/80, -5/86, -5/40E, and -5/80E processors Switch Assembly SW2



To S	pecify:

Set Switches:

	1	2	3	4	5	6	7	8	9	10
RS-232C	on	on	on	off	off	on	on	off	on	off
RS-422A	off	off	on	off	off	off	off	off	on	off
RS-423	on	on	on	off	off	on	off	off	on	off
## I/O Chassis Backplane

## PLC-5 Controller in the I/O Chassis



1 Regardless of this switch setting, outputs are turned off when any of the following occurs:

- processor detects a major fault
- an I/O chassis backplane fault occurs
- you select program or test mode
- you set a status file bit to reset a local rack
- (2) If a memory module is not installed and processor memory is valid, the processor's PROC LED indicator blinks, and the processor sets S:11/9 in the major fault status word. Power down the processor chassis and either install the correct memory module or set switch 6 ON.
- ③ If the processor's keyswitch is set in REMote, the processor enters remote RUN after it powers up and has its memory updated by the memory module.
- ④ You cannot clear processor memory when this switch is on.



## 1771-ASB Remote I/O Adapter or 1771-ALX Extended-Local I/O Adapter



If you set this switch to the ON position, when a communication fault is detected, outputs connected to this chassis remain in their last state to allow machine motion to continue. We recommend that you set switch 1 to the OFF position to de-energize outputs wired to this chassis when a fault is detected.

Also, if outputs are controlled by inputs in a different rack and a remote I/O rack fault occurs (in the inputs rack), the inputs are left in their last non-faulted state. The outputs may not be properly controlled and potential personnel and machine damage may result. If you want your inputs to be anything other than their last non-faulted state, then you need to program a fault routine.

Set this switch to ON if you plan to use I/O rack auto-configuration. The 1771-ASB series A adapter does not support 1/2-slot addressing.

## I/O Chassis Configuration Plug



- 1. Locate the chassis configuration plug (between the first two left-most slots of the chassis).
- Set the I/O chassis configuration plug. The default setting is N (not using a power supply module in the chassis).

**Important:** You cannot power a single I/O chassis with both a power supply module and an external power supply.



# Remote I/O Adapter Module (1771-ASB Series C and D) without Complementary I/O

First I/O Group Number:	7	8
0	on	on
2	on	off
4	off	on

off

6

off

Rack	1	2	3	4	5	6
01	on	on	on	on	on	off
02	on	on	on	on	off	on
03	on	on	on	on	off	off
04	on	on	on	off	on	on
05	on	on	on	off	on	off
06	on	on	on	off	off	on
07	on	on	on	off	off	off
10	on	on	off	on	on	on
11	on	on	off	on	on	off
12	on	on	off	on	off	on
13	on	on	off	on	off	off
14	on	on	off	off	on	on
15	on	on	off	off	on	off
16	on	on	off	off	off	on
17	on	on	off	off	off	off
20	on	off	on	on	on	on
21	on	off	on	on	on	off
22	on	off	on	on	off	on
23	on	off	on	on	off	off
24	on	off	on	off	on	on
25	on	off	on	off	on	off
26	on	off	on	off	off	on
27	on	off	on	off	off	off

# (1771-ASB Series C and D) I/O Rack Number - without Complementary I/O

# Extended-Local I/O Adapter Module

## (1771-ALX) Switch SW1



Rack:	1	2	3	4	5	6
01	on	on	on	on	on	off
02	on	on	on	on	off	on
03	on	on	on	on	off	off
04	on	on	on	off	on	on
05	on	on	on	off	on	off
06	on	on	on	off	off	on
07	on	on	on	off	off	off
10	on	on	off	on	on	on
11	on	on	off	on	on	off
12	on	on	off	on	off	on
13	on	on	off	on	off	off
14	on	on	off	off	on	on
15	on	on	off	off	on	off
16	on	on	off	off	off	on
17	on	on	off	off	off	off
20	on	off	on	on	on	on
21	on	off	on	on	on	off
22	on	off	on	on	off	on
23	on	off	on	on	off	off
24	on	off	on	off	on	on
25	on	off	on	off	on	off
26	on	off	on	off	off	on
27	on	off	on	off	off	off

## (1771-ALX) Configuration Plug



1. Lay the module on its right side.

The configuration plugs are visible on the lower rear of the module.

2. Set the configuration plug as shown below according to your application.

If You are Using	But Not	Set Configuration Plug
32-point I/O modules and any address method	1771-IX or 1771-IY	on the 2 lower pins
1771-IX and 1771-IY modules and any addressing method	32-point I/O modules	on the 2 upper pins

# Troubleshooting

# Using This Chapter

For Information About Troubleshooting:	Go to Page:
PLC-5 controller	F-2
Remote I/O system	F-6
Extended-local I/O system	F-9
Unexpected PLC-5 controller operation when entering run mode	F-10

# **PLC-5 Controller**

## **General Problems**



Indicator	Color Description		Probable Cause	Recommended Action	
PROC	Green (steady)	Controller is in run mode and fully operational	Normal operation	No action required	
	Green (blinking)	Controller memory is being transferred to EEPROM	Normal operation	No action required	
	Red (blinking)	Major fault	<ul> <li>RSLogix 5 download in progress</li> <li>Run-time error</li> </ul>	<ul> <li>During RSLogix 5 download, this is normal operation - wait for download to complete.</li> <li>If not during RSLogix 5 download:</li> <li>Check major fault bit in status file (S:11) for error definition</li> <li>Clear fault, correct problem, and return to run mode</li> </ul>	
	Alternating Red and Green	Controller in FLASH-memory programming mode	Normal operation if controller's FLASH memory is being reprogrammed	No action required - allow flash update to complete	
	Red (steady)	Power cycle with problem battery	Battery is low, disconnected or not installed	Properly replace or install battery (see Chapter 1 for more information)	
	Red (steady)	Fault with memory loss	New controller	Use programming software to clear and initialize memory	
	(oroday)		Invalid ControlNet network address	Verify that ControlNet address switch is not set to 0	
			Controller has failed internal diagnostics	Install battery (to preserve failure diagnostics), then power down, reseat controller and power up; then reload your program. If you are unable to reload your program, replace the controller. If you are able to reload your program and fault persists, contact Technical Support at 440.646.6800 to diagnose the problem.	
	Off	Controller is in program load or test mode or is not receiving power		Check power supply and connections	

Indicator	Color	Description	Probable Cause	<b>Recommended Action</b>
FORCE	Amber (steady)	SFC and/or I/O forces enabled	Normal operation	No action required
	Amber (blinking)	FC and/or I/O forces present out not enabled		
	Off	SFC and/or I/O forces not present		
COMM	Off	No transmission on channel 0	Normal operation if channel is not being used	
	Green (blinking)	Transmission on channel 0	Normal operation if channel is being used	

Indicator	Color	Channel Mode	Description	Probable Cause	Recommended Action
A or B	Green (steady)	Remote I/O Scanner	Active Remote I/O link, all adapter modules are present and not faulted	Normal operation	No action required
		Remote I/O Adapter	Communicating with scanner		
		DH+	Controller is transmitting or receiving on DH+ link		
	Green (blinking rapidly or slowly)	Remote I/O Scanner	At least one adapter is faulted or has failed	<ul><li> Power off at remote rack</li><li> Cable broken</li></ul>	<ul><li> Restore power to the rack</li><li> Repair cable</li></ul>
		DH+	No other nodes on network		
	Red (steady)	Remote I/O Scanner Remote I/O Adapter DH+	Hardware fault	Hardware error	Turn power off, then on Check that the software configurations match the hardware set-up Replace the controller.
	Red (blinking rapidly or slowly)	Remote I/O Scanner	All adapters faulted	<ul> <li>Cable not connected or broken</li> <li>Power off at remote racks</li> </ul>	<ul><li> Repair cable</li><li> Restore power to racks</li></ul>
		DH+	Bad communication on DH+	Duplicate node detected	Correct station address
	Off	Remote I/O Scanner Remote I/O Adapter DH+	Channel offline	Channel is not being used	Place channel online if needed

# Controller Communication Channel Troubleshooting

Indicator	Color	Channel Mode	Description	Probable Cause	Recommended Action
2	green (steady)	Extended local I/O Scanner	active extended-local I/O link, all adapter modules are present and not faulted	normal operation	no action required
PLC-5/40L and -5/60L processors only PROG R E M FORCE FORCE	green (blinking rapidly or slowly)		at least one adapter is faulted or has failed	<ul> <li>power off at extended-local I/O rack</li> <li>communication fault</li> <li>cable broken</li> </ul>	<ul> <li>restore power to the rack</li> <li>restart adapters using the controller restart lockout pushbutton</li> <li>repair cable</li> </ul>
	red (steady)		hardware fault	hardware error	Turn power off, then on. Check that the software configurations match the hardware set-up. Replace the controller.
	red (blinking rapidly or slowly)	Extended local I/O Scanner	all adapters faulted	<ul> <li>cable disconnected or broken</li> <li>terminator off</li> <li>power off at extended-local racks</li> </ul>	<ul> <li>repair cable</li> <li>replace or repair terminator</li> <li>restore power to racks</li> </ul>
	off		channel offline	channel is not being used	Place channel online if needed

# Extended-Local I/O Troubleshooting

## **Ethernet Status Indicator**

	Indicator	Color	Description	Probable Cause	Recommended Action
	STAT		Critical hardware fault	Controller requires internal repair	Contact your local Allen-Bradley representative
PROG PRI		Blinking red	Hardware or software fault (detected and reported via a code)	Fault-code dependent	Contact Allen-Bradley's Global Technical Support (GTS)
RUN CO	IT FORCE	Off	Ethernet interface is functioning properly but it is not attached to an active Ethernet network	Normal operation	Attach the Controller to an active Ethernet network
STAT	TAT		Ethernet channel 2 is functioning properly and has detected that it is connected to an active Ethernet network	Normal operation	No action required



### **Ethernet Transmit LED**

The PLC-5 Ethernet interface contains an Ethernet Transmit LED that lights (green) briefly when the Ethernet port is transmitting a packet. It does not indicate whether or not the Ethernet port is receiving a packet.

## Remote I/O System



# Troubleshooting Guide for the 1771-ASB Series C and D Adapter Module

Indicators		Description	Probable Cause	Recommended Action	
Active	Adapter Fault	I/O Rack			
On	Off	Off	Normal indication; remote adapter is fully operational		
Off	On	Off		RAM memory fault, watchdog timeout	Replace module.
On	Blink	Off	Module placement error	I/O module in incorrect slot.	Place module in correct slot in chassis.
Blink in u	inison	Off	Incorrect starting I/O group number	Error in starting I/O group number or I/O rack address	Check switch settings.
On	On	On	Module not communicating	Incorrect transmission rate setting	
Off	On	On	Module not communicating	Scan switch set for "all but last four slots" in 1/4 rack	Reset scan switch setting.
Blink	Off	Off	Remote adapter not actively controlling I/O (scanner to adapter communication link is normal) <sup>(1)</sup>	Controller is in program or test mode Scanner is holding adapter module in fault mode	Fault should be cleared by I/O scanner.
LEDs seq top to bo	uence on/o ttom	ff from	Module not communicating	Another remote I/O adapter with the same address is on the link.	Correct the address.

Indicators		Description	Probable Cause	Recommended Action	
Active	Adapter Fault	I/O Rack			
Blink alte	ernately	Off	Adapter module not actively controlling I/O <sup>(2)</sup> Adapter module in controller restart lockout mode (adapter to scanner link is normal)	Controller restart lockout switch on chassis backplane switch assembly on <sup>(3)</sup>	<ul> <li>Press reset button to clear lockout feature or cycle power; if after repeated attempts indicators are still blinking, check:</li> <li>push button not wired properly to field wiring arm</li> <li>wiring arm not connected to adapter module</li> <li>adapter module was reset by process or/ scanner, then immediately faulted</li> </ul>

(1) If a fault occurs and the Controller is in the run mode but is actually operating in the dependent mode, the chassis fault response mode is selected by the last state switch on the chassis backplane.

 $^{(2)}$   $\,$  The I/O chassis is in faulted mode as selected by the last state switch on the chassis backplane.

(3) You must select the operating mode of the remote I/O adapter module as outlined in the publication furnished with the remote I/O scanner/distribution panel, remote I/O scanner-program interface module, or I/O scanner-message handling module. Pay close attention to the disable search mode in the 1771-SD, -SD2.

# Troubleshooting Guide for the 1771-ASB Series C and D Adapter Module (continued)

Indicato	ors		Description	Probable Cause	Recommended Action	
Active	Adapter Fault	I/O Rack				
Off	Off	On	I/O chassis fault. <sup>(1)</sup> No communication on link.	<ul> <li>Problem exists between:</li> <li>adapter and module in chassis; the module will stay in fault mode until fault is corrected</li> <li>shorted printed circuit board runs on backplane or I/O module</li> </ul>	<ul> <li>Cycle power to the chassis to clear a problem resulting from high noise.<sup>(2)</sup></li> <li>Remove and replace all I/O modules one at a time</li> <li>If problem does not clear, something is wrong in chassis or I/O module</li> </ul>	
Blink	Off	On	Communication on link. Possible shorted backplane	<ul> <li>Noise on backplane</li> <li>Shorted circuit board runs</li> <li>Faulty card in chassis</li> </ul>	<ul> <li>Eliminate noise</li> <li>Isolate noise</li> <li>Add surge suppression</li> <li>Replace chassis</li> <li>Replace defective card in chassis</li> </ul>	
Blink	On	Off	Module identification line fault	Excessive noise on backplane	Verify power supply and chassis grounding.	
Off	Off	Off	Module not communicating	Power supply fault	Check power supply, cable connections, and make sure adapter module is fully seated in chassis.	
				Wiring from scanner to adapter module disrupted	Correct cable and wiring defects	
				Scanner not configured properly	See publication 1772-2.18 for scanner configuration.	
				One faulted chassis within a rack group address causing scanner/distribution panel to fault all chassis in rack group address (when in disable search mode)	Check sequentially from the first module to the last module to pinpoint fault; correct any faults and proceed to the next chassis.	

<sup>(1)</sup> The I/O chassis is in faulted mode as selected by the last state switch on the chassis backplane.

(2) Cycling power clears block-transfer request queue. All pending block transfers are lost. Your program must repeat the request for block transfers.

## Extended-Local I/O System Troubleshooting Guide for the 1771-ALX Adapter Module



Indicato	ors		Description Probable Cause		Recommended Action		
Active	Adapter Fault	I/O Rack					
On	Off	Off	Normal indication; remote adapter is fully operational				
Off	On	Off	Local adapter fault <sup>(1)</sup>	Local adapter not operating; it will stay in fault mode until fault is corrected	Cycle power to the chassis to clear the adapter fault. <sup>(2)</sup> Replace adapter if fault does not clear.		
Off	Off	On	I/O chassis fault <sup>1</sup>	<ul> <li>Problem exists between:</li> <li>adapter and module in chassis; the module will stay in fault mode until fault is corrected</li> <li>shorted printed circuit board runs on backplane or I/O module</li> </ul>	<ul> <li>Cycle power to the chassis to clear a problem resulting from high noise.<sup>2</sup></li> <li>remove and replace all I/O modules one at a time</li> <li>replace adapter</li> <li>If problem does not clear, something is wrong in chassis or I/O module</li> </ul>		
Blinking	Off	Off	Outputs are reset	Controller is in program or test mode Local I/O Scanner is holding adapter module in fault mode	None Fault should be cleared by extended-local I/O scanner.		
Blinking alternately		g alternately Off Adapter module not actively controlling I/O <sup>1</sup> Adapter module in controller restart lockout mode (adapter to scanner link is normal)		Controller restart lockout switch on chassis backplane switch assembly on <sup>(3)</sup>	Press chassis reset button to clear lockout feature or cycle power; if after repeated attempts indicators are still blinking, check that adapter module was reset by controller/scanner, then immediately faulted.		
Off	Off	Off	No power or no communication.	Power supply fault	Check power supply, I/O cable and power supply cable connections, and make sure adapter module is fully seated in chassis.		
On	Blinking	Off	Module placement error in extended-local I/O chassis	Incorrect placement of high-density modules	Verify addressing modes and switch settings.		

(1) Cycling power clears the block-transfer request queue. All pending block transfers are lost. Your program must repeat the request for block transfers from the chassis.

(2) If a fault occurs and the controller is in the run mode but is actually operating in the dependent mode, the chassis fault response mode is selected by switch 1 (the last state switch) on the chassis backplane.

<sup>(3)</sup> The I/O chassis is in faulted mode as selected by switch 1 (the last stare switch) on the chassis backplane.

## **Unexpected Operation** when Entering Run Mode

If unexpected operation occurs whenever your controller enters run mode, be sure to examine the prescan operation of the instructions in this section. These instructions execute differently during prescan than they do during a normal scan.

The prescan function is an intermediate scan between the transition from program to run modes, during which all rungs are scanned as false. The prescan examines all ladder program files and instructions and initializes the data table based on the results of the program.

For example, a subroutine that is called infrequently may contain a bad indirect address and generate a major fault. However, many normal program scans may occur before the major fault is actually generated. Prescan provides the opportunity for the controller to examine the program for errors such as this before transitioning to Run mode.

#### Instructions with Unique Prescan Operations

**TI**. 1

Use the table below to track prescan operations that deviate from normal instruction operation.

This Instruction:	Executes These Actions During Prescan:	
ARD	If the EN bit is set and the DN and ER bits are cleared, then the control	
ARL	cleared and the DN bit is set.	
AWT		
AWA		
ACB		
ABL		
AHL		
BTR	All non-user configuration bits 15, 14, 13, 12, 10, and 9 are cleared (for	
BTW	both INT and BT file types).	
CTU	The CU/CD bit is set to prevent a false count when the first run-mode	
CTD	scan begins.	
EOT	This instruction is skipped so all ladder instructions can be prescanned.	
FFL	The EL bit is set to prevent a false load when the first run-mode scan	
LFL	begins.	
FFU	The EU bit is set to prevent a false unload when the first run-mode scan	
LFU	begins.	
FND	This instruction is skipped so all ladder instructions can be prescanned.	

Instruction:	Executes mese Actions During Frescan.
FOR	Ladder instructions within the FOR/NXT loop <b>are</b> prescanned.
MSG	If the SFC startover bit is cleared and the CO bit is cleared, then all non-user configuration bits 15, 14, 13, 12, 10, and 9 are cleared in both the INT and MG file types. The MG file type also clears bits 11, 7, 6, 5, 4, 2, 1, and 0.
ONS	The programmed bit address of the instruction is set to inhibit false triggering when the first run-mode scan begins.
OSF	The programmed bit address of the instruction is cleared to inhibit false
OSR	cleared.
PID	For PD file type, the INI bit is cleared.
	INT file type clears status bits 8, 9, and 10 (deadband, upper, and lower output alarm). The error register from the previous scan is set to 32767, which indicates that the setpoint and ER bits from previous scans have not yet been initialized). The Integral Accumulator and Derivative Error bits are cleared.
SQL	The EN bit is set to prevent a false increment of the table pointer when
SQO	ine first run-mode scan occurs.
TOF	The TT, TC, TE, and TO bits are cleared and the ACC = preset.
DTR <sup>(1)</sup>	The reference value is updated (regardless of the rung condition).
OSF OSR PID SQL SQO TOF DTR <sup>(1)</sup>	<ul> <li>The programmed bit address of the instruction is set to inhibit false triggering when the first run-mode scan begins.</li> <li>The programmed bit address of the instruction is cleared to inhibit false triggering when the first run-mode scan begins. The output bit is also cleared.</li> <li>For PD file type, the INI bit is cleared.</li> <li>INT file type clears status bits 8, 9, and 10 (deadband, upper, and lowe output alarm). The error register from the previous scan is set to 32767 which indicates that the setpoint and ER bits from previous scans have not yet been initialized). The Integral Accumulator and Derivative Error bits are cleared.</li> <li>The EN bit is set to prevent a false increment of the table pointer wher the first run-mode scan occurs.</li> <li>The TT, TC, TE, and TO bits are cleared and the ACC = preset.</li> <li>The reference value is updated (regardless of the rung condition).</li> </ul>

This	Executes These Actions During Prescan:

<sup>(1)</sup> The DTR instruction operates in this manner during a normal scan as well.

## **Suggested Action**

To avoid unexpected operation that may result from these prescan activities, follow these guidelines:

- Do not use indexed or indirect addressing with the instructions listed in the above table.
- If you *must* use indexed or indirect addressing, use the first scan bit (S:1/15) to pre-initialize all of the other used variables.
- If using indirect addressing with any ladder instructions, do not use the data variable holding the indirect address for multiple functions.

# Notes

# Cable Reference

# **Using This Chapter**

For Information About	Go to Page
Channel 0 pin assignments	G-1
Serial cable pin assignments	G-2
Connecting diagrams	G-3
Programming cable specification	G-5
Ethernet cable connections	G-9

# **Channel 0 Pin Assignments**

The side label of the controller shows a table listing channel 0 (RS-port) pin assignments. This table shows the same information:

Pin	RS-232C	RS-422A	RS-423	Pin	RS-232C	RS-422A	RS-423
1	C.GND	C.GND	C.GND	14	NOT USED	TXD.OUT⁻	SEND COM
2	TXD.OUT	TXD.OUT <sup>+</sup>	TXD.OUT	15			
3	RXD.IN	RXD.IN <sup>+</sup>	RXD.IN	16	NOT USED	RXD.IN⁻	REC COM
4	RTS.OUT	RTS.OUT <sup>+</sup>	RTS.OUT	17			
5	CTS.IN	CTS.IN <sup>+</sup>	CTS.IN	18			
6	DSR.IN	DSR.IN <sup>+</sup>	DSR.IN	19	NOT USED	RTS.OUT <sup>-</sup>	NOT USED
7	SIG.GND	SIG.GND	SIG.GND	20	DTR.OUT	DTR.OUT+	DTR.OUT
8	DCD.IN	DCD.IN <sup>+</sup>	DCD.IN	21			
9				22	NOT USED	DSR.IN⁻	NOT USED
10	NOT USED	DCD.IN⁻	NOT USED	23	NOT USED	DTR.OUT-	NOT USED
11				24			
12				25			
13	NOT USED	CTS.IN <sup>-</sup>	NOT USED				

The shading indicates that the pin is reserved.

# Serial Cable Pin Assignments

The following diagrams show the pin assignments for the cables you need for serial port communications.

Cable #1		Cable #	2	Cable #3	
9-pin D-Shell	25-pin D-Shell	25-pin D-Shell	25-pin D-Shell	9-pin D-Shell	25-pin D-Shell
Workstation	1770-KF2	Workstation	1770-KF2	Workstation	1770-KF2
(female)	(female)	(female)	(female)	(female)	(female)
RXD 2	2	TXD 2	3	TXD 2	3
GND 5	7	GND 7	7	GND 7	7
TXD 3	<u> </u>	RXD 3	2	RXD 3	2
DCD 1	— 4 RTS	RTS 4	— 4 RTS	RTS 4	4 RTS
DTR 4 DSR 6	— 5 CTS	CTS 5	— 5 CTS	CTS 5	5 CTS
DTC 7		DSR 6	— 6 DSR	DSR 6	6 DSR
	— 8 DCD	DCD 8		DCD 8	- 8 DCD
		DTR 20'	20 DTR	DTR 9'	' 20 DIR
	11955-I		11957-I		11958-I
Cable #4		Cable #5		Cable #6	
9-pin D-Shell	25-pin D-Shell	9-pin D-Shell	25-pin D-Shell	25-pin D-Shell	25-pin D-Shel
9-pin D-Shell Workstation	25-pin D-Shell Modem	9-pin D-Shell Workstation	25-pin D-Shell Modem	25-pin D-Shell Workstation	25-pin D-Shel Modem
9-pin D-Shell Workstation female)	25-pin D-Shell Modem (Male)	9-pin D-Shell Workstation (female)	25-pin D-Shell Modem (Male)	25-pin D-Shell Workstation (female)	25-pin D-Shel Modem (Male)
9-pin D-Shell Workstation female) DCD 1	25-pin D-Shell Modem (Male) 8	9-pin D-Shell Workstation (female) RNG 1	25-pin D-Shell Modem (Male) — 22	25-pin D-Shell Workstation (female) CHS 1	25-pin D-Shel Modem (Male) 
9-pin D-Shell Workstation female) DCD 1 RXD 2	25-pin D-Shell Modem (Male) 8 3	9-pin D-Shell Workstation (female) RNG 1 TXD 2	25-pin D-Shell Modem (Male) — 22 — 2	25-pin D-Shell Workstation (female) CHS 1 TXD 2	25-pin D-Shel Modem (Male) 1 2
9-pin D-Shell Workstation female) DCD 1 RXD 2 TXD 3	25-pin D-Shell Modem (Male) 8 3 2 20	9-pin D-Shell Workstation (female) RNG 1 TXD 2 RXD 3	25-pin D-Shell Modem (Male) 22 2 3	25-pin D-Shell Workstation (female) CHS 1 TXD 2 RXD 3	25-pin D-Shel Modem (Male) 
9-pin D-Shell Workstation female) DCD 1 RXD 2 TXD 3 DTR 4 CND 5	25-pin D-Shell Modem (Male) 8 3 2 20 7	9-pin D-Shell Workstation (female) RNG 1 TXD 2 RXD 3 RTS 4	25-pin D-Shell Modem (Male) 22 2 3 4 4	25-pin D-Shell Workstation (female) CHS 1 TXD 2 RXD 3 RTS 4	25-pin D-Shel Modem (Male) 1 2 3 4
9-pin D-Shell Workstation female) DCD 1 RXD 2 TXD 3 DTR 4 GND 5 DSR 6	25-pin D-Shell Modem (Male) 8 3 2 20 7 6	9-pin D-Shell Workstation (female) RNG 1 TXD 2 RXD 3 RTS 4 CTS 5	25-pin D-Shell Modem (Male) 22 2 3 4 5	25-pin D-Shell Workstation (female) CHS 1 TXD 2 RXD 3 RTS 4 CTS 5	25-pin D-Shel Modem (Male) 1 2 3 4 5
9-pin D-Shell Workstation female) DCD 1 RXD 2 TXD 3 DTR 4 GND 5 DSR 6 RTS 7	25-pin D-Shell Modem (Male) 8 3 2 20 7 6 4	9-pin D-Shell Workstation (female) RNG 1 TXD 2 RXD 3 RTS 4 CTS 5 DSR 6	25-pin D-Shell Modem (Male) 22 2 3 3 4 5 5 6 7	25-pin D-Shell Workstation (female) CHS 1 TXD 2 RXD 3 RTS 4 CTS 5 DSR 6	25-pin D-Shel Modem (Male) 1 2 3 4 4 5 6 7
9-pin D-Shell Workstation female) DCD 1 RXD 2 TXD 3 DTR 4 GND 5 DSR 6 RTS 7 CTS 8	25-pin D-Shell Modem (Male) 8 3 2 20 7 6 4 5	9-pin D-Shell Workstation (female) RNG 1 TXD 2 RXD 3 RTS 4 CTS 5 DSR 6 GND 7	25-pin D-Shell Modem (Male) 22 2 3 3 4 5 6 6 7	25-pin D-Shell Workstation (female) CHS 1 TXD 2 RXD 3 RTS 4 CTS 5 DSR 6 GND 7	25-pin D-Shel Modem (Male) 1 2 3 4 5 6 6 7 8
9-pin D-Shell Workstation female) DCD 1 RXD 2 TXD 3 DTR 4 GND 5 DSR 6 RTS 7 CTS 8 RNG 9	25-pin D-Shell Modem (Male) 8 3 2 20 7 6 4 5 22	9-pin D-Shell Workstation (female) RNG 1 TXD 2 RXD 3 RTS 4 CTS 5 DSR 6 GND 7 DCD 8 DTR 9	25-pin D-Shell Modem (Male) 22 2 3 4 5 6 6 7 8 20	25-pin D-Shell Workstation (female) CHS 1 TXD 2 RXD 3 RTS 4 CTS 5 DSR 6 GND 7 DCD 8	25-pin D-Shel Modem (Male) 1 2 3 4 5 6 6 7 8 20
9-pin D-Shell Workstation female) DCD 1 RXD 2 TXD 3 DTR 4 GND 5 DSR 6 RTS 7 CTS 8 RNG 9 CASE	25-pin D-Shell Modem (Male) 8 2 20 7 6 4 5 22 22 1	9-pin D-Shell Workstation (female) RNG 1 TXD 2 RXD 3 RXD 3 RTS 4 CTS 5 DSR 6 GND 7 DCD 8 DTR 9	25-pin D-Shell Modem (Male) 22 2 3 4 5 6 7 8 20	25-pin D-Shell Workstation (female) CHS 1 TXD 2 RXD 3 RTS 4 CTS 5 DSR 6 GND 7 DCD 8 DTR 20	25-pin D-Shel Modem (Male) 1 2 3 4 5 6 7 8 20
9-pin D-Shell Workstation female) DCD 1 RXD 2 TXD 3 DTR 4 GND 5 DSR 6 RTS 7 CTS 8 RNG 9 CASE	25-pin D-Shell Modem (Male) 8 3 2 20 7 6 4 5 22 20 7 6 4 5 22 22 1	9-pin D-Shell Workstation (female) RNG 1 TXD 2 RXD 3 RTS 4 CTS 5 DSR 6 GND 7 DCD 8 DTR 9	25-pin D-Shell Modem (Male) 22 2 3 4 5 6 7 8 20	25-pin D-Shell Workstation (female) CHS 1 TXD 2 RXD 3 RTS 4 CTS 5 DSR 6 GND 7 DCD 8 DTR 20	25-pin D-Shel Modem (Male) 1 2 3 4 5 6 7 8 20
9-pin D-Shell Workstation female) DCD 1 RXD 2 TXD 3 DTR 4 GND 5 DSR 6 RTS 7 CTS 8 RNG 9 CASE	25-pin D-Shell Modem (Male) 8 3 2 20 7 6 4 5 22 1 11959-1	9-pin D-Shell Workstation (female) RNG 1 TXD 2 RXD 3 RTS 4 CTS 5 DSR 6 GND 7 DCD 8 DTR 9	25-pin D-Shell Modem (Male) 22 2 3 4 5 6 7 8 20	25-pin D-Shell Workstation (female) CHS 1 TXD 2 RXD 3 RTS 4 CTS 5 DSR 6 GND 7 DCD 8 DTR 20	25-pin D-Shel Modem (Male) 1 2 3 4 5 6 7 8 20 11961-l

Publication 1785-UM012D-EN-P - July 2005

## **Connecting Diagrams**



0 Requires either a gender changer or one end of cable #2 fitted with a male 25-pin plug.



1 Requires either a gender changer or one end of cable #2 fitted with a male 25-pin plug.

# Programming Cable Specifications

The specifications for each Allen-Bradley cable used for DH+ communications are shown on the following pages. Refer to the following table for the exact location.

For	То	Use this Cable	See Page
Workstation	1785-KE	1784-CAK	25-5
Enhanced or Ethernet PLC-5 controller	Workstation (using a 1784-KT, -KT2, -KL, or -KL/B)	1784-CP6 1784-CP with a 1784-CP7 adapter 1784-CP8 adapter	25-6 25-6 25-7
	Workstation (using a 1784-KTK1)	1784-CP5 with a 1785-CP7 adapter	25-6
	Workstation (using a 9-pin serial cable)	1784-CP10	25-7
	Workstation (using a serial 25-pin cable)	1784-CP11	25-8
	Workstation (using a 1784-PCMK)	1784-PCM5 with a 1784-CP7 adapter	25-8 and 25-6

#### Cable - 1784-CAK Connects 1785-KE to WorkstationT







Cable - 1784-CP6 Connects Workstation Using 1784-KT, -KT/2, -KL, or -KL/B

Cable and Adapter - 1784-CP7 Connects to Controller via 9-pin D-Shell of a 1784-CP, -CP5, or -PCM5 cable





Cable Adapter - 1784-CP8 Connects a Workstation Using a 1784-KT, -KT2, or -KL Card to a Permanent DH+ Network

Cable - 1784-CP10 Connects Workstation to Controller Using Serial Port







19871

Cable - 1784-PCM5 Controller to Workstation (using a 1784-PCMK)



# **Ethernet Cable Connections** The Ethernet port connects to either a thin-wire or thick-wire network via a 15-pin transceiver or Medium Access Unit (MAU) connection.





Description
Twisted pair transceiver
Optical transceiver
Thin-wire transceiver
Thick-wire transceiver
Thin-wire Ethernet/802.3 transceiver
Thick-wire Ethernet/802.3 transceiver

The controller connects to the transceiver using a standard transceiver cable, which is also known as an Access Unit Interface (AUI) cable. Allen-Bradley has two lengths of transceiver cables and four kits consisting of transceivers and cables.

Catalog Number	Description
5810-TER	Thinwire Ethernet terminating resistors
5810-TC02/A	Thick-wire 2.0 m (6.5 ft) transceiver cable
5810-TC15/A	Thick-wire 15.0 m (49.2 ft) transceiver cable
5810-TAS/A (kit)	Thin-wire transceiver and 2.0 m (6.5 ft) cable
5810-TAM/A (kit)	Thin-wire transceiver and 15.0 m (49.2 ft) cable
5810-TBS/A (kit)	Thick-wire transceiver and 2.0 m (6.5 ft) cable
5810-TBM/A (kit)	Thick-wire transceiver and 15.0 m (49.2 ft) cable

Connection to "10baseT" (fiber-optic) and broadband networks is also supported if you purchase the appropriate transceivers and cables from a third-party source.

Numerics 1/2slot addressing 4-3, E-4, E-5 1770KF2 9-2 1771AF 6-6 1771ALX 8-1, E-5, F-9 1771AS 6-6 1771ASB 6-6, 6-11, E-5, F-6 1771CD 9-2 1771DCM 6-6 1771KRF 9-2 1771SN 6-6 1772SD, SD2 6-6 1775S4A, S4B 6-6 1775SR 6-6 1784CAK G-5 1784CP 9-2, G-6 1784CP10 G-2, G-5, G-7 1784CP11 G-2, G-5, G-8 1784CP2 9-2 1784CP3 9-2 1784CP5 9-2, G-5, G-6 1784CP6 9-2, G-5, G-6 1784CP7 G-5, G-6 1784CP8 G-5, G-7 1784KL 9-2, G-5, G-6, G-7 1784KT 9-2, G-5, G-6, G-7 1784KT2 9-2, G-5, G-6, G-7 1784KTK1 G-5 1784PCM5 9-2, G-5, G-6, G-8 1784PCMK 9-2, G-5, G-8 1785KA 9-2 1785KA5 9-2 1785KE 9-2, G-5 1785-RC Relay Cartridge 1-1 1slot addressing 4-3, E-4, E-5 2slot addressing 4-3, E-4, E-5 6008SQH1, SQH2 6-6

## A

active buffers 6-14 adapter mode adapter channel status 7-17, 7-19 blocktransfer programming example 7-14 channel configuration 7-2 communicating with 7-1 configuring channels 7-3 defined 1-12

discrete transfer configuration file 7-2, 7-9 effects of blocktransfer on discrete data 7-15 programming block transfers 7-10 supervisory processor status 7-18 transferring data 7-10 addressing 32point example 4-5 8 and 16point example 4-4 assigning DH+ node address 9-4 rack numbers 4-8 blocktransfer modules 4-7 choosing a mode 4-3 concept 4-1 data files 4-16 Ethernet 11-2 Ethernet broadcast 11-9 extendedlocal I/O 8-2 I/O image 4-16 I/O status file 6-24 indexed 4-20 indirect **4-18** logical 4-17 mnemonics 4-18 racks 8-10 relating a bit to an input/output device 4 - 2remote I/O racks 4-9 selecting mode E-4, E-5 stations in poll file 10-17 summary 4-7 symbolic 4-21 terms 4-1 ASCII configuring serial port 10-18 instructions D-27 status 10-24 automatic configuration 6-9, 6-10, 8-9, 8-11

## В

backpanel spacing 3-5 backplane switch settings E-4, E-5 Belden 9463 6-3 bit data storage 4-11 bit modify instructions D-16 blocktransfer 2-3, 4-7, 5-3, 5-4, 6-13, 6-14, 6-15, 6-16, 6-17, 6-19, 6-20, 7-7, 7-10, 7-11, 7-14, 8-6, 8-7, 15-11, 17-2, 18-3, C-8, C-12, D-25

#### BOOTP

disabling 11-4 example 11-8 hardware address 11-8 IP address 11-7 using 11-5 broadcast addressing 11-9

#### С

cables Belden 9463 6-3 communication interfaces G-5 DH+ link 9-2 Ethernet 11-1, G-9 extendedlocal I/O 8-2 pin assignments G-2 programming 9-2 raceway layout 3-4 reference G-1 remote I/O 6-5 routing conductors 3-4 serial **10-5** calculating processor scan time C-11, C-12 remote I/O scan time C-9 throughput C-5 timing C-5 changing modes 1-9 channel adapter configuration 7-2 configuring remote I/O adapter 7-3 remote I/O scanner 6-6 DH+ configuration 9-3, 9-4 Ethernet using 6200 software 11-3 using BOOTP 11-5 extendedlocal I/O 8-9 extendedlocal I/O scanner configuration 8-9 monitoring DH+ link 9-12 extendedlocal I/O 8-12 remote I/O adapter 7-19 remote I/O scanner 6-21 privilege class 12-4 remote I/O scanner configuration 6-7

serial 10-6 troubleshooting F-4 channel status DH+ 9-12 Ethernet **11-35** extendedlocal I/O 8-12 remote I/O adapter 7-19 remote I/O scanner 6-21 serial **10-22** chassis configuration plug E-6dimensions 3-1 setting switches E-4, E-5 spacing 3-1 classes privileges 12-3 communicating 1771ASB 6-11 DH+ link **9-1** Ethernet 11-1 extendedlocal I/O 8-1 pointtopoint **10-3** serial devices 10-1 with adapter channel 7-1 communication configuring serial mode change 10-21 rate C-7 compare instructions D-5 complementary I/O 4-24 completed program state 13-12 components front panel 1-2 spacing 3-1 compute instructions D-7 conductors 3-4 configuring ASCII (user mode) 10-18 blocktransfer requests in an adapter channel 7-11 chassis extendedlocal I/O E-10 power supply E-6 communication mode change 10-21 DF1 master **10-12** DF1 slave **10-9** DH+ channel 9-3 discrete transfer configuration files 7-5 Ethernet using 6200 software 11-3 using BOOTP 11-5 extendedlocal I/O scanner channel 8-9 fault routine 15-4

I/O status file 6-7 main control programs 16-4 PII 18-5 pointtopoint **10-6** processorresident rack 5-4 remote I/O adapter channel 7-2, 7-3 remote I/O scanner channel 6-6 serial port 10-2, 10-6 startup procedure 14-3 STI 17-3 connections Ethernet G-9 control bits 14-3 controller documentation A-1 controller specifications A-1 controlling outputs 15-3 conversion instructions D-15 cooling 3-1 counter instructions D-4

### D

daisy chain 6-5, 9-2 data block 4-11 data file addressing 4-13 range of values 4-15 read/write privileges 12-5 types of addressing 4-16 unused 4-12 data storage bit **4-11** concepts 4-10 data block 4-11 files 4-11 member **4-11** structure 4-11 type **4-11** userdefined 4-11 words 4-11 data table file defaults 4-13 memory per file 4-12 data transfer 6-11 blocktransfer **8-6** effects of blocktransfer on discrete data 7-15 extendedlocal I/O 8-4 I/O backplane transfer time C-6 I/O transfer time C-6

system design C-10 types 1-12 data type valid values 4-15 delay due to online editing C-4 density I/O modules 2-2 design tip addressing and placing extendedlocal I/O 8-2 addressing extendedlocal I/O racks 8-3 assigning privileges 12-3 assigning racks 4-8 assigning remote I/O rack numbers 4-9 blocktransfer programming 6-19 DH+ link design 9-17 editing the scan list for multiple rackupdates 6-10 extendedlocal I/O link design 8-2 global status flag file **9-6** group data 4-12 quidelines for PIIs 18-4 quidelines for writing STI programs 17-1 optimizing instruction execution time 4 - 22optimizing processor memory 4-22 organizing files 4-12 placing blocktransfer modules 5-3 placing extendedlocal I/O modules 8-4 program design tips C-13 programming considerations for extendedlocal I/O 8-8 remote I/O cable design 6-5 remote I/O link 6-4 RS232, 422A, and 423 cable lengths 10-5 split global status flags files across channels C-5 using blocktransfers in STIs 17-2 writing PII programs 18-2 devices DH+ link 9-2 extendedlocal I/O 8-1 maximum 6-4 remote I/O 6-2 serial 10-1 DF1 master communication 10-3 configuring **10-12** polling scheme 10-16

#### DH+ link

cable lengths 9-2 communicating with devices 9-1 configuring channels 9-3 default address 9-3 defining the processor address 9-4 design tip 9-17 diagnostic counters 9-12 estimating performance 9-12 global status flag file 9-5 internal processing time 9-15 message destination 9-14 monitoring status 9-12 nodes/timing 9-13 planning cabling 9-2 response time test results 9-16 size and number of messages 9-13 terminating 9-3 token passing 9-13 transmission rate 9-4 troubleshooting F-4 diagnostic counters DH+ 9-12 remote I/O 6-21 diagnostic instructions D-19 dimensions chassis 3-1 power supplies 3-6 discrete data transfer between scanner and remote I/O adapter 7-7 extendedlocal I/O 8-5 discretetransfer configuration files 7-2, 7-5 discretetransfer data 5-3, 7-10, 7-17, 7-18 DNS 11-15 Domain Name Service 11-15

#### Ε

element 4-11 Embedded Web Server 11-16 environment proper 3-1 error codes 11-33 Ethernet messaging 11-33 ESD protection 3-3 Ethernet addressing 11-2 advanced functions 11-9 broadcast addressing 11-9 cables G-9 communication **11-1** configuring using 6200 software 11-3 using BOOTP 11-5 error codes 11-33 gateways 11-11 messaging 11-37 network requirements 11-1 processor performance 11-37 status data 11-35 subnet masks 11-11 transceivers G-9 transmit indicator **F-6** troubleshooting F-5 eventdriven interrupts 13-10 example 32point addressing 4-5 8 and 16point addressing 4-4 adaptermode blocktransfer 7-14 blocktransfer timing in extendedlocal I/O 8-8 BOOTP 11-8 calculating processor time C-12 efficiently using image table space **4-6** PII application 18-2 STI application 17-2 executing program state 13-12 extendedlocal I/O grounding configuration 3-7 extendedlocal I/O 1-14, 6-13, 8-1, 8-2, 8-4, 8-7, 8-8, 8-9, 8-10, 8-12, 15-3, E-5, E-9, E-10, F-5, F-9

#### F

fault routines blocktransfer data 15-11 change from ladder logic 15-9 configuring 15-4 controlling outputs 15-3 enabling 15-4 how to program 15-6 powerup protection 14-1 preparing 15-1 program flow 13-10 programming feature 13-10 recover rack fault via ladder logic 15-10

startup 14-2 testing 15-11 using 15-1 watchdog timer 15-5 when to use 13-11 faulted program state 13-12 faults blocktransfer, minor 6-15 clearing 15-7, 15-12 detecting major 15-2 extendedlocal I/O rack 15-3 major 15-1, 15-12 major and minor 15-11 minor 15-12 monitoring 15-12 processorresident local I/O rack 15-3 remote I/O chassis 15-3 remote I/O rack 15-4 status information 15-11 file instructions D-17 files 4-15 data storage 4-11 read/write privileges 12-5 floating point valid value range 4-15 forcing inputs and outputs 13-1 SFC transitions 13-2 front panel PLC5/11,5/20 1-3 PLC5/20E 1-6 PLC5/30 1-4 PLC5/40, 5/60, and 5/80 1-5 PLC5/40E and 5/80E 1-7 PLC5/40L, 5/60L 1-8

## G

gapping 4-12 gateways 11-11 General Ethernet Counters 11-19 generating web user provided pages 11-22 global inhibit bits clearing 6-10, 8-11 global status bits 15-11, 15-13 racks 07 B-3 racks 1017 B-10 global status flags file C-5 grounding extendedlocal I/O system 3-7

processorresident chassis 3-7 remote I/O system 3-7 groups definition 4-1 guidelines addressing 4-6, 4-7 cable routing 3-4 I/O point size (density) selection 2-2I/O selection 2-1 PII programming considerations 18-4 placing extended local I/O modules 8-4 placing I/O modules 2-3proper environment 3-1 selecting interrupt routines 13-11 STI programming considerations 17-1 when to use interrupt routines 13-11

### Η

hardware fault 15-2 housekeeping effects of C-4 HTML pages 11-22

### I

I/O addressing 4-1 I/O modules cable categories 3-4 placing 2-3 select point size (density) 2-2 selection guidelines 2-1 I/O scan disabling 16-2 I/O status file addressing 6-24 bit layout 6-24, 6-26 configuring 6-7 I/O update configuring **16-4** ignoring empty slots C-6 image table address **4-16** input and output 4-1 immediate I/O programming with blocktransfers 6-21 timing 5-3 using with adjacent blocktransfer modules 5-4 indexed address 4-20

#### indicators

1771ALX F-9 1771ASB F-6 communication F-4 Ethernet F-5, F-6 extendedlocal I/O F-5 PLC5/11.5/20 1-3 PLC5/20E 1-6 PLC5/30 1-4 PLC5/40, 5/60, and 5/80 1-5 PLC5/40E and 5/80E 1-7 PLC5/40L, 5/60L 1-8 processor F-2 indirect address 4-18 instructions ASCII D-27 bit modify D-16 blocktransfer D-25 compare D-5 compute D-7 conversion D-15 counter D-4 diagnostic D-19 file D-17 logical D-14 memory bit and word instructions D-30 file, program control, and ASCII D-38 message D-25 move **D-16** PID **D-25** prescan timing F-10 program control D-22 quick reference D-1 relay D-2 sequencer D-21 shift register D-20 timer D-3 timing bit and word instructions D-30 file, program control, and ASCII D-38 interrupt routines 13-10 interrupts C-3 scheduling 13-11 introduction processor scanning 5-1 remote I/O 6-3

### K

keyswitch operation 1-9 PLC5/11, 5/20 1-3 PLC5/20E 1-6 PLC5/30 1-4 PLC5/40, 5/60, and 5/80 1-5 PLC5/40E and 5/80E 1-7 PLC5/40L, 5/60L 1-8

## L

ladder logic 1-10 last state 15-2, E-4, E-5 logic scan 5-2 time C-2 logical address mnemonic 4-18 specifying 4-17 logical instructions D-14

#### Μ

main control program 16-4 main control programs 1-10, 16-1 major faults clearing 15-7, 15-12 defined 15-2 responses 15-1 master communication 10-12 DF1 master mode 10-3 messagebased mode, defined **10-4** pointtopoint 10-6 standard mode 10-4 master station polling 10-4 maximizing system performance 16-2 **MCPs 1-10** configuring 16-4 monitoring 16-5 scan time 16-5 scheduling 13-11, 16-2 specify order 16-4 temporarily disable 16-4 using 16-1 media Ethernet 11-1 member data storage 4-11 memory bit and word instructions D-30 data storage 4-10 data table file sizes 4-13

file, program control, and ASCII instructions D-38 gapping 4-12 optimizing 4-22 program files 4-15 protection E-4 memory card diagnostics B-12 memory module transfer E-4 message instruction D-25 messagebased communication 10-4 messages DH+ link 9-13 editing online C-12 Ethernet error codes 11-33 minor faults 15-12 mnemonic addressing 4-18 modes adapter 1-12 addressing 4-3 extendedlocal 1-14 keyswitch 1-9 scanner 1-11 monitoring adapter channel status 7-17 DH+ channel status 9-12 Ethernet channel status 11-35 extendedlocal I/O 8-12 faults 15-11 PII 18-6 remote I/O adapter channel status 7-19 remote I/O scanner channel status 6-21 serial port channel status **10-22** STI status 17-4 supervisory processor status 7-18 mounting I/O chassis dimensions 3-5 power supply dimensions **3-6** move instructions D-16 multihop examples 11-30 multihop messaging 11-29 multiple chassis status bits 15-11, 15-13

#### Ν

noise protection 3-4 non-multihop messaging 11-32

#### 0

offline file privileges 12-4 online editing housekeeping C-4 messages and blocktransfers C-12 PIIs 18-4 STIs 17-2 operating temperature 3-1 optimizing processor memory and instruction execution 4-22 system C-5 outputs, controlling after a fault 15-3

### Ρ

passwords 12-2 performance DH+ link 9-12 Ethernet processor 11-37 housekeeping C-4 impact of online editing C-12 maximizing **16-2** maximizing your system C-1 optimizing instruction execution time 4 - 22optimizing processor memory **4-22** PII 18-4 STI 17-2 **PID D-25** PII C-3, C-4 configuring 18-5 example application ladder logic 18-2 monitoring 18-6 performance **18-4** program flow 13-10 programming considerations 18-4 status **18-6** to extendedlocal I/O chassis 8-4 using 18-1 when to use **13-11** with a blocktransfer instruction 18-3 writing ladder logic 18-2 placing backpanels 3-5 extendedlocal I/O 8-2 extendedlocal I/O modules 8-4 I/O modules 2-3points definition 4-1 pointtopoint communication 10-3
polling schemes 10-16 techniques **10-4** power supplies mounting dimensions 3-6powerup routines 13-10, 13-11, 14-1, 14-3priority scheduling 13-11 privilege class assigned to channel 12-4 assigned to node 12-4 assigned to offline file 12-4 privileges assigning class to channels 12-4 assigning class to offline files 12-4 assigning to data files 12-5 assigning to program files 12-5 defining classes 12-3 quidelines for assigning 12-3 types of 12-2 process control instructions D-25 Processor specifications A-1 processor input interrupt 8-4, 18-1 processor status file layout B-1 processor time data exchange C-11 example C-12 processorresident I/O 6-20, 13-2, 15-3 Program (PROG) mode 1-9 program constant valid value range 4-15 program control instructions D-22 program execution 1-9, 13-12 program file memory **4-15** read/write privileges 12-5 storage 4-15 program scan activities that can affect the time C-1 effect of housekeeping C-4 false versus true logic C-2 input states C-2 instructions C-3 introduction 5-2 MCP 16-5 using interrupts C-3 program states 13-12 programming blocktransfers to an adapter channel 7-10

considerations 13-1 design tips for better performance C-13 effects of blocktransfers on discrete data 7-15extendedlocal I/O 8-8 fault routines 15-6 features 1-10 handling faults in remote I/O chassis 15-4multiple blocktransfers in an adapter channel 7-13 protecting 12-1 recover from rack fault 15-10 terminal connections G-5 protecting programs 12-1

## R

raceway layout 3-4 rack addressing limits A-2 rack control bits racks 07 B-10 racks 1017 **B-10** rack entries, how they affect scan time C-7 rack size extendedlocal I/O scanner 8-9 remote I/O scanner 6-9 racks addressing 8-10 definition 4-1 extendedlocal I/O 8-3 processorresident local I/O 4-8 relationship to chassis size and addressing mode 4-8 remote I/O 4-9 read/write privileges assigned to data file 12-5 assigned to program file 12-5 ready program state 13-12 relative humidity 3-1 relay cartridge 1-1 relay instructions D-2 Remote (REM) mode 1-9 remote I/O adapter mode 7-2 adaptermode status 7-19 blocktransfers 6-13, 6-15 cable lengths 6-5 calculating scan time C-9 chassis backplane switch setting E-5

communication rate C-7 configuration overview 6-1 configuration steps 6-12 data transfer 6-11 design C-10, C-11 faults 15-3 how blocktransfers affect scan time C-8 I/O status file 6-7 introduction 6-3 maximum devices 6-4 number of rack entries in scan list C-7 optimizing scan time C-9 possible devices 6-2 programming blocktransfers 7-10 rack fault 15-4 scan list 6-3, 6-9 scan time C-6 scanner channel configuration 6-6 status 6-21 switch settings E-7 system setup 6-4 terminating the link 6-5 troubleshooting F-4, F-6 remote I/O adapter defined 1-12 remote I/O scanner defined 1-11 remote I/O system grounding configuration 3-7remote mode change 10-5 Run (RUN) mode 1-9

# S

SCADA 10-1 scan list 6-3 contents 6-9 creating 6-9 extendedlocal I/O 8-9 how entries affect scan time C-7 limitations 6-10, 8-11 modifying 6-10 scan time calculating C-5 scanner configuring channels 6-7 creating a scan list 8-9, 8-12 modifying a scan list 8-11 scanner mode block transfer in a PII 18-3

blocktransfer 6-15 blocktransfer in an STI 17-2 channel configuration 6-6 communicating with 1771ASB 6-11 configuring extendedlocal I/O channels 8-9 creating a scan list 6-9, 8-11 data transfer 6-11 defined 1-11 introduction 5-3 monitoring status 6-21 scanning blocktransfer data 6-13 introduction to 5-1 scheduling 13-11 selectable timed interrupt 17-1 sequencer instructions D-21 sequential function charts 1-10 serial ASCII (user mode) 10-18 cables G-2 changing modes 10-5 choosing the digital interface **10-1** communication mode change **10-21** configuring 10-6 DF1 master 10-3, 10-12 DF1 master status 10-23 DF1 pointtopoint **10-3** DF1 slave 10-3. 10-9 DF1 slave status **10-22** pin assignments G-1 planning cabling 10-5 pointtopoint 10-6 pointtopoint status **10-22** protocols **10-6** setting switches (SW2) 10-2 status 10-22 system mode 10-2 user mode 10-2 user mode (ASCII) status 10-24 using channel 0 10-2 serial devices 10-1 setting switches chassis backplane E-4, E-5 extendedlocal I/O E-9 last state 15-2 remote I/O without complementary I/O E-7 SW1 E-2 SW2 E-3

SFC transitions forcing 13-2 SFCs 1-10 shift register instructions D-20 site preparation conductor categories 3-4 raceway layout 3-4 routing conductors 3-4 slave communication 10-3, 10-9 spacing chassis 3-1 **Specification** battery A-2 Specifications A-1 specifications A-1 standard communication 10-4 startup 14-2 status adaptermode channel 7-17 remote I/O 6-21 supervisory processor 7-18 status bits monitoring 15-13 status file processor B-1 size 4-13 status information main control program scan 16-5 PIIs 18-6 STIs 17-4 STI 15-11, C-3, C-4 application example ladder logic 17-2 configuring 17-3 performance 17-2 program flow 13-10 program scan 17-4 status 17-4 using 17-1 when to use 13-11 with a blocktransfer instruction 17-2 writing ladder logic 17-1 storage program files 4-15 temperature 3-1 structure data storage 4-11 structured text 1-10 subnet masks 11-11 subroutines 1-10 switch assemblies chassis E-4, E-5 chassis configuration plug E-6 extendedlocal I/O E-9

remote I/O without complementary I/O E-7 SW1 E-2 SW2 E-3 switch assembly SW1 defining the default DH+ address 9-3 switch setting reference E-1 symbol address 4-21 system design C-10, C-11 performance 16-2, C-1 system layout backpanel spacing 3-5environment 3-1 system mode 10-2 DF1 master 10-3 DF1 slave **10-3** pointtopoint 10-3 status **10-22** system specifications A-1

## T

TCP/IP 11-32 TCP/IP configuration 11-16 terminating DH+ link 9-3 extendedlocal I/O link 8-2 remote I/O link 6-5 termination resistors 6-5, 9-3 testing fault routines 15-11 throughput calculating C-5 I/O backplane transfer time C-6 I/O transfer time C-6 processor scan time C-11 remote I/O scan time C-6 timedriven interrupts 13-10 timer instructions D-3 timing bit and word instructions D-30 blocktransfer data 6-13, 8-6 calculating blocktransfer completion time 8-7. C-8 calculating throughput C-5communication rate C-7 example C-12 false vs. true logic C-2

file, program control, and ASCII instructions D-38 global status flags file C-5 housekeeping C-4 input states C-2 instructions C-3 internal processing 9-15 nodes 9-13 optimizing for remote I/O C-9 prescan **F-10** program scan 5-2, 5-3 to extendedlocal I/O 8-5 using interrupts C-3 token passing 9-13 transceivers G-9 troubleshooting communications F-4 Ethernet F-5 extendedlocal I/O F-5, F-9 processor F-2 remote I/O F-6 trunk line/drop line 6-5, 9-2 type data storage 4-11

#### U

UID/UIE influencing processor priorities 13-14 STI 15-11, 17-3 understanding processor memory 4-10 user control bits processor status file B-10 startup procedure 14-3 user interrupts 13-14 user mode 10-2, 10-18

# W

waiting program state 13-12 waiting queues 6-14 watchdog timer 15-5 Web Server 11-16 words data storage 4-11

# How Are We Doing?



Your comments on our technical publications will help us serve you better in the future. Thank you for taking the time to provide us feedback.

You can complete this form and mail (or fax) it back to us or email us at RADocumentComments@ra.rockwell.com

#### Pub. Title/Type Enhanced and Ethernet PLC-5 Programmable Controllers User Manual

Cat. No.	1785-L11BL86B	Pub. No.	1785-UM012D-EN-P	Pub. Date	July 2005	Part No.	957782-07

Please complete the sections below. Where applicable, rank the feature (1=needs improvement, 2=satisfactory, and 3=outstanding).

Overall Usefulness 1	u?							
1 Completeness	2	3	Can we add more information to help you?					
(all necessary information is provided)			procedure/step	illustration	feature			
			example	guideline	other			
			explanation	definition				
Technical Accuracy 1 (all provided information	2	3	Can we be more accurate?					
is correct)			text	illustration				
1	2	2						
clarity 1 2 3 (all provided information is								
easy to understand)								
Other Comments			You can add additional comments on the back of this form.					
Your Name								
Your Title/Function				Would you like us	to contact you regarding your comments?			
Location/Phone				No, there is n	o need to contact me			
				Yes, please ca	all me			
				Yes, please e	mail me at			
				Yes, please co	ontact me via			
Return this form to: Rockwell Au	utoma	tion Tecl	hnical Communications, 1 Allen-Bra	adley Dr., Mayfield Hts	., OH 44124-9705			
Fax: 440-646-3525 Email: RADocumentComments@ra.rockwell.com								